

The Consortium for Enabling Technologies and Innovation

Virtual Summer Meeting for Young Researchers

Recent Progress on Ga₂O₃ Sensors and GaN Electronics

Wyatt Moore, Adithya Balaji, and Siddharth Rajan

The Ohio State University

8th July 2020



Thrust Area: 3



PRESENTED BY

Wyatt Moore is an Electrical and Computer Engineering master's student at OSU. His research interests include high voltage vertical Gallium Oxide devices.



Adithya Balaji is an Electrical and Computer Engineering master's student at OSU. He is working on Gallium Nitride Integrated Circuits.





nano.osu.edu

moore.3903@osu.edu
balaji.50@osu.edu
rajan.21@osu.edu

Gallium Oxide for Radiation Detectors



Edge-defined-film-fed growth
4" β -Ga₂O₃



β -Ga₂O₃ Power Devices

- High-quality bulk substrates
 - Low cost large area
- Large Bandgap
 - Reliability in high-temperature environments
 - Low intrinsic carrier concentration – **lower dark current**
- Large predicted breakdown field
 - **Low on-resistance**



Properties	Si	4H-SiC	GaN	β -Ga ₂ O ₃
Bandgap E_g (eV)	1.1	3.3	3.4	4.8
Intrinsic Carrier Concentration (1/cm ³) @Room Temperature	1.38x10 ¹⁰	2.5x10 ⁻¹⁰	9.8x10 ⁻¹²	^a 1.48x10 ⁻¹⁷
Electron Mobility μ (cm ² Vs ⁻¹)	1400	1000	1200	300
Breakdown Field E_{BR} (MVcm ⁻¹)	0.3	2.5	3.3	8
Relative Dielectric Constant ϵ_R	11.8	9.7	9.0	10
Baliga's FOM $\epsilon\mu E_{BR}^3$	1	340	870	3444

Masataka Higashiwaki *et al* 2016 *Semicond. Sci. Technol.* **31** 034001

^aVareley J, *et al* 2010 *Applied Physics Letters* 2019 vol: 115 (25) pp: 252104

moore.3903@osu.edu
balaji.50@osu.edu
rajan.21@osu.edu

Dielectric Heterojunction (High-k) motivation




- Predicted 8MV/cm critical field assumes P-N junction to realize band-to-band tunneling
- Typical β -Ga₂O₃ Schottky Barrier diodes breakdown at a \sim 3MV/cm critical field.
- β -Ga₂O₃ p-type doping to realize P-N junction is challenging due to poor hole transport properties and large acceptor ionization energies.

Applied Physics Letters 115.25 (2019): 252104.


Dielectric Heterojunction Concept




Dielectric Heterojunction



Schottky Barrier Junction



Equilibrium band Diagrams



Reverse Bias band Diagrams

- Predicted 8MV/cm critical field assumes PN junction to realize band-to-band tunneling
- Thin film BaTiO₃ is a high permittivity material $100 < \epsilon_R < 300$
- BaTiO₃ has a bandgap of 3.3eV and low CBO to Ga₂O₃ ($\chi=4\text{eV}$ vs. $\chi=4.1\text{eV}$)
- Due to dielectric electrostatic boundary condition (1-dimension case)

$$E_{1t} = E_{2t}$$

$$\epsilon_1 E_{1n} = \epsilon_2 E_{2n} \rightarrow E_{\text{BTO}\hat{n}} = \frac{\epsilon_{\text{Ga}_2\text{O}_3}}{\epsilon_{\text{BTO}}} E_{\text{Ga}_2\text{O}_3\hat{n}} = \frac{10}{300} E_{\text{Ga}_2\text{O}_3\hat{n}} \rightarrow \frac{1}{30} \text{reduction!}$$

- BaTiO₃ conduction band remains flat during reverse bias due to high relative permittivity

Applied Physics Letters 115.25 (2019): 252104.



High Voltage Dielectric Heterojunction Fabrication

 Novel Crystal Technology, Inc.


6.1 μm with $5.2 \times 10^{16} \text{cm}^{-3}$ doped drift layer grown by HVPE



Clean substrate and deposit 20nm of BaTiO₃ via RF sputter




Pattern Schottky contact area and deposit 30nm/100nm Pt/Au via electron beam evaporator



Turn over and deposit ohmic contact 30nm/100nm Ti/Au via electron beam evaporator


- BTO deposited at high temperature (670 degC) with a rate of $\sim 0.5 \text{nm/min}$
- $5.2 \times 10^{16} \text{cm}^{-3}$ drift layer doping confirmed by capacitance-voltage measurement

High Voltage Vertical Gallium Oxide Schottky Diodes



- Use of BTO enables 5X higher breakdown voltage
- Breakdown voltage **increases 5X from 220 V to 1250 V**
- Low leakage currents ~ 10 nA/cm², 10X improvement over Schottky diodes
- Peak field in GOX ~ 4.84 MV/cm (record value for any Gallium Oxide device)

Next steps: work with Raymond Cao (OSU) and other collaborators to investigate detector performance





GALLIUM NITRIDE FOR RADIATION HARD ELECTRONICS

- Gallium Nitride, a wide-bandgap semiconductor, is less sensitive to ionizing radiation due to its high bond strength.
- The main objective of this work is to develop a technology to fabricate GaN digital circuits and analyze their performance in radiation environments.
- This technology could be implemented in designing radiation tolerant circuits.

RELATED GaN Research	Proton Irradiation	Gamma Irradiation	Neutron Irradiation	Electron Irradiation
HEMT	✓	✓	✓	✓
LED	✓	✓	✓	✓
Schottky Diodes	✓	✓	✓	✓
Integrated Circuits	THIS WORK			



DEVICES USED IN GaN LOGIC

- Normally – on or **Depletion Mode GaN HEMT**: Needs a negative voltage at the gate to turn off the device.



Depletion Mode HEMT: Normally ON


- Normally – off or **Enhancement Mode GaN HEMT**: Needs a positive voltage at the gate to turn on the device. The device shown here is a Gate Injection Transistor (GIT).




Gate Injection Transistor: Normally OFF

DIGITAL MONOLITHIC GaN INTEGRATED CIRCUITS


- Direct Coupled FET Logic (DCFL) enables universal gates using enhancement and depletion mode devices.
- The pull-up network is made up of a single Depletion-Mode transistor.
- The pull-down network contains the core logic implemented with Enhancement-Mode transistors.
- The D-Mode HEMT is used in the pull-up network
- Gate Injection Transistors (GIT) are used in the pull-down network.
- This logic family was chosen over CMOS due to the low hole mobility of P-Channel GaN devices.



DCFL INVERTER



D-MODE HEMT



Gate Injection Transistor

DEVICE MODELS FOR CIRCUIT SIMULATIONS

- The device models were developed in Verilog – A. These models were used to simulate circuits in Cadence Virtuoso.

Standard HEMT:

2DEG CONCENTRATION:

$$n_s(V_g) = \frac{Q_{\pi(net)} d_{AlGaN} + \epsilon \left[V_G - \left(\Phi_b - \frac{\Delta E_c}{q} \right) \right]}{qD}$$

THRESHOLD VOLTAGE:

$$V_{off} = \Phi_b - \frac{\Delta E_c}{q} - \frac{Q_{\pi(net)} d_{AlGaN}}{\epsilon}$$

Gate Injection Transistor:

2DEG CONCENTRATION:

$$n_s = \sigma_p - \frac{\epsilon_s}{qd_{AlGaN}} \left(\frac{E_{gGaN}}{q} - V_G \right)$$

THRESHOLD VOLTAGE:

$$V_T = \frac{E_{g,GaN}}{q} - \frac{q\sigma_p t_A}{\epsilon_s}$$

- The simulated model device characteristics matched well with the experimental data

*Appl. Phys. Lett. 107, 153504 (2015)

Calculate channel sheet charge concentration (n_s)

Channel Electric Field

$$E_{ch} = \frac{V_{DS}}{L}$$

Saturated Electron Velocity*

$$v_{sat} = \frac{10^7}{0.38 + \left(\frac{n_s}{1.8 \times 10^{13}} \right)^{0.45}} \text{ cm/s}$$

Electron Velocity

$$v_d = \frac{\mu E_{ch}}{1 + \frac{\mu E_{ch}}{v_{sat}}}$$


Gradual Channel Approximation

$$I_D = W q n_s v_d$$


Model Algorithm

DEVICE MODELS FOR CIRCUIT SIMULATIONS


PARAMETER	VALUE
Threshold Voltage (V_T)	-1.63 V
$n_s(V_g=0)$	$7.1 \times 10^{12} \text{ cm}^{-2}$



PARAMETER	VALUE
Threshold Voltage (V_T)	0.3 V
$n_s(V_g=0)$	$7.04 \times 10^{12} \text{ cm}^{-2}$



CIRCUIT SIMULATION: NOR GATE




DCFL NOR GATE CELL SCHEMATIC

- Dimensions of the devices were chosen to optimize the drive strength of the cell.
- A stronger pull-down is chosen to improve the strength of logic low.

DIMENSIONS	VALUE
Width of the D-Mode device	2 μm
Gate length of the D-Mode device	1 μm
Width of the GIT	8 μm
Gate length of the GIT	1 μm

CIRCUIT SIMULATION: NOR GATE


- Fan-out of 4 (FO4) delay is measured by loading the test gate by 4 other similar gates.
- Asymmetric rise and fall times are due to asymmetric drive strengths of the pull-up and pull-down devices.



METRIC	VALUE
Rise Time (T_{PLH})	251 ps
Fall Time (T_{PHL})	97 ps
FO4 Delay ($(T_{PLH} + T_{PHL})/2$)	174 ps
Average Power	1.68 mW


Performance Metrics

FO4 NOR GATE TESTBENCH




NOR gate transient simulation. The NOR gate was loaded by 4 other NOR gates (FO4) for this simulation.

INVERTER PROCESS




ONGOING WORK


- The circuits are being laid out using this technology. The next step is to fabricate these circuits at OSU.
- Post fabrication, the samples would be subject to ionizing radiation. The performance metrics of the circuits post irradiation would be analyzed.




Wafer epitaxial structure



DCFL INVERTER LAYOUT



DCFL NOR GATE LAYOUT




DCFL NAND GATE LAYOUT



Acknowledgement

This material is based upon work supported by the Department of Energy/National Nuclear Security Administration under Award Number DE-NA0003921.



moore.3903@osu.edu
balaji.50@osu.edu
rajan.21@osu.edu

