# NANO LETTERS

# Extremely Flexible Nanoscale Ultrathin Body Silicon Integrated Circuits on Plastic

Davood Shahrjerdi\* and Stephen W. Bedell

IBM T. J. Watson Research Center, Yorktown Heights, New York 10598, United States

**Supporting Information** 



**ABSTRACT:** In recent years, flexible devices based on nanoscale materials and structures have begun to emerge, exploiting semiconductor nanowires, graphene, and carbon nanotubes. This is primarily to circumvent the existing shortcomings of the conventional flexible electronics based on organic and amorphous semiconductors. The aim of this new class of flexible nanoelectronics is to attain high-performance devices with increased packing density. However, highly integrated flexible circuits with nanoscale transistors have not yet been demonstrated. Here, we show nanoscale flexible circuits on 60 Å thick silicon, including functional ring oscillators and memory cells. The 100-stage ring oscillators exhibit the stage delay of ~16 ps at a power supply voltage of 0.9 V, the best reported for any flexible circuits to date. The mechanical flexibility is achieved by employing the controlled spalling technology, enabling the large-area transfer of the ultrathin body silicon devices to a plastic substrate at room temperature. These results provide a simple and cost-effective pathway to enable ultralight flexible nanoelectronics with unprecedented level of system complexity based on mainstream silicon technology.

KEYWORDS: Flexible electronics, integrated circuits, thin-film transistors, mechanical flexibility, ultrathin body silicon

T hin-film electronic materials have been extensively studied for realizing a wide range of mechanically flexible electronic devices such as light-emitting diodes,<sup>1</sup> thin-film transistors,<sup>2,3</sup> photovoltaic solar cells,<sup>4,5</sup> and sensors.<sup>6,7</sup> So far, the mainstream flexible electronics have been based on thinfilm organic<sup>8,10</sup> and amorphous<sup>11,12</sup> semiconductors that allow direct device fabrication on a flexible substrate at relatively low temperatures ( $\leq$ 300 °C). The salient feature of this processing scheme is the ability to achieve very large-area flexible electronics at a relatively low processing cost. However, the inherently defective and highly disordered crystalline structure in such materials severely limits the overall device performance and reliability when the device dimensions are scaled down.

Alternatively, nanomaterials such as nanowires<sup>13,14</sup> and carbon nanotubes<sup>15,16</sup> have been exploited for realizing highperformance flexible nanoelectronics, owing to their nanoscale dimensions and superb carrier transport properties. Despite the remarkable advances in understanding the physical properties of such materials and the promising demonstration of flexible devices, implementation of highly integrated circuits using these materials still encounters numerous practical challenges.

The ability to realize sophisticated system-on-chip (SoC) integrated circuits with an unprecedented level of functionality

in a cost-effective manner has been the hallmark of the silicon microelectronics. However, silicon integrated circuits are conventionally fabricated on thick mechanically rigid substrates. One straightforward approach to render fully fabricated silicon chips mechanically flexible is through the chemical and/or mechanical removal of the wafer using polishing methods<sup>17</sup> or deep reactive ion etch such as a smart skin process.<sup>18</sup> Some of the drawbacks to this approach include the long times and specialized equipment required to remove the bulk Si wafer. To overcome the constraints of the polishing approaches, several clever layer transfer methods have been demonstrated including assembly of small-size thin-film inorganic semiconductor structures and devices,<sup>19,20</sup> epitaxial layer transfer (EL-TRAN),<sup>21</sup> and its variants.<sup>22</sup> In particular, the small-size thinfilm inorganic devices are generally obtained utilizing epitaxial layer lift-off (ELO) processes.<sup>23,24</sup> The ELO method works based on the selective lateral removal of an embedded sacrificial layer between the substrate and the semiconductor structure. The slow lateral etch rate of the sacrificial layer and difficulties

Received:November 21, 2012Revised:December 8, 2012Published:December 18, 2012



**Figure 1.** Flexible nanoscale fully depleted transistors and integrated circuits enabled by the controlled spalling technology. (a) Schematic illustration of the controlled spalling process used for removing the prefabricated devices and circuits from the rigid silicon handle wafer. The inset schematically shows the device architecture for the UTB transistors with raised source/drain regions. (b) The post-spalling process involving the selective removal of the residual Si. (c) Optical microscope image of a 100-stage RO from the backside of the circuit through the BOX. (d) Photograph of a 100 mm UTB-SOI flexible circuit. (e) Representative cross-sectional TEM image of nanoscale ultrathin n- FETs, confirming the structural integrity of the flexible devices.

in handling the free-standing thin film semiconductor particularly during the release process restrict the use of ELO when large-size wafers are used. In the case of ELTRAN process, a rather sophisticated process is used to create a cavity underneath the silicon active layer.<sup>21</sup> This tends to further complicate the integration process as the built-up stress during device fabrication and interconnect process can potentially lead to premature failure of the silicon cantilevers. Although the above examples represent major advances in demonstrating high-performance flexible electronics, they call for sophisticated equipment and engineered substrates. Furthermore, the demonstration of extremely bendable ultralight integrated circuits with deeply scaled transistors is still missing in the literature.

Ultrathin body silicon on insulator (UTB-SOI) devices with a body thickness ( $T_{si}$ ) of 60 Å were chosen in this work because of the unique device properties that originate from the ultrathin channel. The ultrathin body of the silicon channel allows aggressive scaling of the channel length into sub-30 nm range without incurring the deleterious short channel effects because of the excellent gate control.<sup>25</sup> The fabrication process for the complementary metal—oxide semiconductor (CMOS) integrated circuits on rigid (001) UTB-SOI substrates have been described previously.<sup>26</sup> The flexible p- and n-type field-effect transistors (p- and n-FETs) reported here have a gate length of <30 nm with a contacted gate pitch of 100 nm. To realize highperformance flexible circuits, the controlled spalling technique was applied to the rigid and fully fabricated circuits consisting of the ultrathin body silicon transistors and the metal interconnect levels. Figure 1 schematically illustrates the fabrication process, highlighting the key processing details. The controlled spalling process<sup>27,28</sup> was performed at room temperature to remove the top  $\sim 10-15 \ \mu m$  of the substrate, comprising of the prefabricated devices and circuits, from a selected region of a 300 mm wafer. To perform the controlled spalling process, a tensile Ni stressor layer with a stress level of 485 MPa was deposited using dc magnetron sputtering at the base pressure of  $1 \times 10^{-6}$  Torr at room temperature to a thickness of 5.5  $\mu$ m. The intrinsic stress and the thickness of the stressor layer were chosen to satisfy the conditions in accordance with the previously published models.<sup>28,29</sup> A thin polyimide tape was then applied onto the surface to mechanically guide a single spalling-mode fracture across the wafer in a controllable manner (Figure 1a). The fracture was initiated using the stress discontinuity at one edge of the wafer at room temperature. $^{27}$  Because the fracture occurred in the substrate roughly 10  $\mu$ m below the BOX layer, it is desirable to remove the excess silicon layer underneath the BOX to maximize the flexibility of the final circuit. The selective chemical removal of the residual silicon was performed in tetramethylammonium hydroxide (TMAH) solution, illustrated in Figure 1b. After this step, the device and circuit layouts are revealed from the backside, owing to the optically transparent thin BOX and silicon layers. The optical image in Figure 1c shows the circuit layout for a 100-stage ring oscillators (ROs) from the backside through the BOX. The photograph of the

#### **Nano Letters**



Figure 2. Strategy for producing extremely flexible integrated circuits. (a) Transfer of the thin-film sample in Figure 1d onto another flexible substrate. (b) Removal of the polyimide tape and the relatively thick Ni layer. (c) Photograph of a 100 mm flexible UTB-SOI circuit prepared using this strategy, illustrating the high level of the mechanical flexibility of the circuits.

flexible ultrathin silicon integrated circuits is shown in Figure 1d. Cross-sectional transmission electron microscopy (TEM) was subsequently performed to examine the structural properties of the flexible devices. The TEM image in Figure 1e shows the architecture and physical dimensions of a representative flexible nanoscale transistor, sandwiched between the Ni stressor and the BOX layers. Furthermore, the TEM studies confirmed the structural integrity of the devices, while no discernible crystalline defect was found in the silicon channel as a result of the layer transfer process.

To implement mechanically flexible circuits employing the controlled spalling technology, we identified two possible approaches. The first approach simply utilizes the combination of the Ni film and the tape as the flexible surrogate substrate, as described earlier. This approach is particularly easy to implement, though it offers a limited degree of mechanical flexibility, because of very large Young's modulus of Ni (~200 GPa). This implementation calls for an additional design consideration to allow the possibility of electrical access to the chip from the backside by forming contact pads through the BOX layer. Another approach, which results in improved flexibility, involves the transfer of the spalled film onto another flexible substrate followed by the removal of the polyimide tape and the Ni stressor layer, schematically illustrated in Figure 2a,b. Figure 2c shows the photograph of a flexible circuit after the completion of the second transfer process, revealing the original contact pads on the surface of the chip following the selective removal of the stressor layer.

The extremely thin nature of the fabricated flexible circuits makes the electrical measurement and consequently the assessment of the device properties challenging. When initial electrical measurements were made on the flexible sample in Figure 2c, the local plastic deformation of the device pads was observed because of the exerted pressure by the probe tips (see the Supporting Information, Figure S1). Comparison of the electrical characteristics of the same devices measured before and after the layer transfer process indicated significant degradation of the p-FET performance, while the n-FET device characteristics appear to have remained nearly unchanged, shown in Figure 3 (see the Supporting Information



**Figure 3.** Representative electrical characteristics of n- and p-FETs with a channel length of 20 nm on the flexible sample shown in Figure 2c. (a) Transfer and (b) output characteristics of the same devices were measured before and after the layer transfer process, indicating significant degradation of the on current for p-FETs, while n-FET device characteristics appeared to be unchanged.

for the full analysis of the flexible devices). To verify that the source of p-FET degradation was due to the influence of the probe pressure, the flexible circuit in Figure 1d was rigidly bonded onto a silicon handle wafer using conductive epoxy (Ablebond 2030 SC) at 80  $^\circ$ C. The Ni layer and the tape were then removed to expose the device pads for electrical measurements.

To examine fully the possible effect of the controlled spalling process on the characteristics of the flexible integrated circuits,

Letter

hundreds of devices including n- and p-FETs, ROs, and static random access memory (SRAM) cells were measured. The comparison of the performance data before and after the layer transfer for both the n- and p-FETs is shown in Figure 4. The



**Figure 4.** Comparison of the n- and p-FET device performance before and after the layer transfer. The equivalency of the device performance was confirmed by bonding the flexible sample in Figure 1d rigidly onto a silicon handle wafer prior to electrical measurements, eliminating the detrimental influence of the probe pressure on the electrical characteristic of the flexible devices.

off- and on-state currents were extracted from the transfer characteristics of the transistors measured at a drain bias of 0.9 V. As is evident from the data, the performance of the transistors appears to be unchanged. The slight difference in the device performance can be explained by the observed threshold voltage shift ( $V_{\rm th}$ ) to the negative direction (~30 mV) for both the n- and p-FETs compared to their original characteristics. The origin of the  $V_{th}$  shift is unknown, though it could conceivably be attributed to the introduction of some positively fixed charges during the bonding process, particularly because no change in  $V_{\rm th}$  was observed for the flexible devices shown in Figure 3. Owing to the intrinsic biaxial tensile stress of the Ni layer used for the controlled spalling process, the thin-film semiconductor will be under residual biaxial compressive stress as a result of the stress sharing. The residual compressive stress in the semiconductor did not appear to impact the electrical properties of the devices. The average compressive strain in the ultrathin silicon was simply measured from the displacement of the alignment marks on the thin-film samples relative to their original spacing before the layer transfer (see Supporting Information, Figure S5). The average compressive strain was found to be nearly the same (~0.15-0.18%) for both the flexible and the bonded samples.

An SRAM cell is the integral element of SoC integrated circuits. The inset in Figure 5a shows the circuit diagram of an SRAM cell that is composed of six transistors (6T-SRAM). The excellent subthreshold characteristics in conjunction with the lack of random dopant fluctuations for the UTB transistors, owing to their undoped ultrathin channel, allow reliable operation of the SRAMs at small power supply voltages  $(V_{\rm dd})$ . Accordingly, this feature makes the UTB SRAMs suitable for applications that benefit from ultra low-power integrated circuits. The butterfly curves for a flexible SRAM cell with an area of 0.136  $\mu$ m<sup>2</sup> are shown in Figure 5a, illustrating the functionality of the memory cell with a good symmetry down to  $V_{dd}$  of 0.6 V. Another example of a deeply scaled flexible integrated circuit with a higher level of integration complexity involved the demonstration of functional 100-stage ROs with fanout of 3. The schematic of the circuit and the SEM image of the layout that was taken from the backside through the BOX



**Figure 5.** Ultradense high-performance flexible memory and ring oscillator circuits. (a) The representative butterfly curves for a flexible SRAM, showing good symmetry down to  $V_{dd}$  of 0.6 V. The inset shows the schematic illustration of a 6T-SRAM cell. (b) Stage delay characteristics of the flexible ring oscillators, indicating a record stage delay of ~16 ps. The top and bottom insets illustrate the circuit diagram of a multistage ring oscillator and the SEM image of a flexible 100-stage ring oscillator taken from the backside of the sample through the BOX, respectively.

are shown in the top and bottom insets in Figure Sb, respectively. The plot in Figure Sb shows the measured stage delay characteristics for a large number of flexible ROs on the flexible sample, exhibiting a stage delay as low as 16 ps at  $V_{\rm dd}$  = 0.9 V, the best reported delay for any flexible circuit.

Bending stability is an important factor when considering the suitability of a technology for applications in flexible electronics. Bending tests were performed using circular cylinders with different radii of curvature (*R*) from 6.3 to 15.8 mm, shown in Figure 6a. Figure 6b shows the transfer characteristics of an n-FET under different tensile bending conditions, exhibiting slight  $V_{\rm th}$  shift to smaller values ( $\Delta V_{\rm th} = 35$  mV at R = 6.3 mm). In these experiments, the bending was performed along the direction of the current flow in the [110] channel direction. The level of the bending tensile strain,  $\varepsilon_{\rm b}$ , for the flexible devices was estimated to be ~0.95% at R = 6.3 mm using the following expression:

$$\varepsilon_{\rm b} = \frac{t}{2R}$$

where R is the bending radius and t is the total thickness of the flexible sample including the tape and the thin-film semiconductor. The observed shift in  $V_{\rm th}$  of the n-FET device is

Letter



**Figure 6.** Bending stability of the flexible circuits. (a) Photograph of a flexible circuit under tensile bending tests at two different radii of curvature. (b) Transfer characteristics of an n-FET with a channel length of 20 nm under different bending conditions. (c) The bending tensile strain causes the 6-fold symmetry of the silicon conduction band to break, resulting in a shift in the threshold voltage of the n-FETs. (d) No noticeable change in device properties was observed during the repeated bending test at R = 6.3 mm.

attributed to the strain-induced change in the silicon conduction band by breaking the 6-fold symmetry,<sup>30,31</sup> depicted in Figure 6c. Furthermore, bending endurance of the n-FETs was successfully demonstrated up to 200 cycles at R = 6.3 mm without any noticeable change in device characteristics, shown in Figure 6d.

The present study demonstrated nanoscale highly integrated flexible circuits on 60 Å thick silicon. This outcome was achieved by exploiting the controlled spalling technology as a simple and cost-effective solution for implementing highperformance flexible integrated circuits. The unique attributes of the ultrathin body silicon technology in conjunction with the simplicity of the controlled spalling technique can create new possibilities for the silicon-based flexible nanoelectronics, particularly in applications demanding a staggering level of functionality. The controlled spalling process has been previously applied to entire 300 mm wafers,<sup>28</sup> as well as selected areas of the surface as in the present study. Nevertheless, for some flexible electronics applications consisting of various subsystems including circuits, energy harvesters, transceivers, and sensors, the integrated circuits are not required at full coverage, because of system design considerations and cost implications. The fact that controlled spalling is able to remove layers of arbitrary size and shape allows one to design the circuits and subsystems at the wafer scale and selectively remove them by selected deposition of the stressor layer on these regions. This notable feature of our approach can potentially eliminate the need for subsequent

handling and transfer of small chips to a foreign substrate using costly pick-and-place equipments.

# ASSOCIATED CONTENT

#### **S** Supporting Information

Effect of probe tips on flexible devices, method of calculating residual strain in transferred layers, Figures S1–S5. This material is available free of charge via the Internet at http:// pubs.acs.org.

### AUTHOR INFORMATION

#### **Corresponding Author**

\*E-mail: davood@us.ibm.com.

#### Notes

The authors declare no competing financial interest.

# ACKNOWLEDGMENTS

The UTB-SOI devices used in this work were fabricated at Albany Nanotech and IBM East Fishkill facilities. The authors wish to gratefully acknowledge A. Khakifirooz for helpful discussions, K. Cheng for providing the UTB-SOI device wafers, K. Fogel and P. Lauro for their help with the controlled spalling process, and J. A. Ott for the TEM studies. The UTB-SOI wafers used in this study are from the early stage of the UTB-SOI technology development and do not represent the best devices. All authors have equally contributed to this work.

#### **Nano Letters**

# REFERENCES

- (1) Gustafsson, G.; Cao, Y.; Treacy, G. M.; Klavetter, F.; Colaneri, N.; Heeger, A. J. *Nature* **1992**, 357, 477–479.
- (2) Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. *Nature* **2004**, 432, 488–492.
- (3) Klauk, H.; Halik, M.; Zschieschang, U.; Eder, F.; Schmid, G.; Dehm, C. Appl. Phys. Lett. 2003, 82, 4175-4177.
- (4) Hoppea, H.; Sariciftci, N. S. J. Mater. Res. 2004, 19, 1924–1945. (5) Ichikawa, Y.; Yoshida, T.; Hama, T.; Sakai, H.; Harashima, K. Solar Energy Mater. Solar Cells 2001, 66, 107–115.
- (6) Sekitani, T.; Yokota, T.; Zschieschang, U.; Klauk, H.; Bauer, S.; Takeuchi, K.; Takamiya, M.; Sakurai, T.; Someya, T. *Science* **2009**, *326*, 1516–1519.
- (7) Someya, T.; Sekitani, T.; Iba, S.; Kato, Y.; Kawaguchi., H.; Sakurai, T. *Proc. Natl. Acad. Sci. U.S.A.* **2004**, *101*, 9966–9970.
- (8) Forrest, S. R. Nature 2004, 428, 911-918.
- (9) Gundlach, D. J.; Lin, Y. Y.; Jackson, T. N.; Nelson, S. F.; Schlom, D. G. *IEEE Electron. Dev. Lett.* **1997**, *18*, 87–89.
- (10) Kelley, T. W.; Baude, P. F.; Gerlach, C.; Ender, D. E.; Muyres, D.; Haase, M. A.; Vogel, D. E.; Theiss, S. D. *Chem. Mater.* **2004**, *16*, 4413–4422.
- (11) Theiss, S. D.; Wagner, S. IEEE Electron. Dev. Lett. 1996, 17, 578-580.
- (12) Hekmatshoar, B.; Cherenack, K. H.; Kattamis, A. Z.; Long, K.; Wagner, S.; Sturm, J. C. *Appl. Phys. Lett.* **2008**, *93*, 032103-1–032103-3.
- (13) Duan, X.; Niu, C.; Sahi, V.; Chen, J.; Parce, J. W.; Empedocles, S.; Goldman, J. L. *Nature* **2003**, *425*, 274–278.
- (14) Mack, S.; Meitl, M. A.; Baca, A. J.; Zhu, Z.-T.; Rogers, J. A. Appl. Phys. Lett. **2006**, 88, 213101-1–213101-3.
- (15) Bradley, K.; Gabriel, J.-C. P.; Grüner, G. Nano Lett. 2003, 3, 1353–1355.
- (16) Artukovic, E.; Kaempgen, M.; Hecht, D. S.; Roth, S.; Grüner, G. *Nano Lett.* **2005**, *5*, 757–760.
- (17) Li, H. Y.; Guo, L. H.; Loh, W. Y.; Bera, L. K.; Zhang, Q. X.; Hwang, N.; Liao, E. B.; Teoh, K. W.; Chua, H. M.; Shen, Z. X.; Cheng, C. K.; Lo, G. Q.; Balasubramanian, N.; Kwong, D.-L. *IEEE Electron*. *Dev. Lett.* **2006**, *27*, 538–541.
- (18) Xu, Y.; Tai, Y.-C.; Huang, A.; Ho, C.-M. Solid-State Sensor, Actuator Microsyst. Workshop 2002, 354–357.
- (19) Yoon, J.; Jo, S.; Chun, I. S.; Jung, I.; Kim, H.-S.; Meitl, M.; Menard, E.; Li, X.; Coleman, J. J.; Paik, U.; Rogers, J. A. *Nature* **2010**, 465, 329–333.
- (20) Yu, G.; Cao, A.; Lieber, C. M. Nat. Nanotechnol. 2007, 2, 372–377.
- (21) Yonehara, T.; Sakaguchi, K. Jpn. Soc. Appl. Phys. Int. 2001, 4, 10-16.
- (22) Burghartz, J. N.; Appel, W.; Rempp, H. D.; Zimmermann, M. IEEE Trans. Electron. Dev. 2009, 56, 321–327.
- (23) Konagai, M.; Sugimoto, M.; Takahashi, K. J. Cryst. Growth 1978, 45, 277–280.
- (24) Menard, E.; Lee, K. J.; Khang, D.-Y.; Nuzzo, R. G.; Rogersa, J. A. *Appl. Phys. Lett.* **2004**, *84*, 5398–5400.
- (25) Choi, Y.-K.; Asano, K.; Lindert, N.; Subramanian, V.; King, T.-J.; Bokor, J.; Hu, C. *IEEE Int. Electron. Dev. Mtg. Tech. Dig.* **1999**, 919–921.
- (26) Cheng, K.; Khakifirooz, A.; et al. VLSI Tech. Dig. 2011, 128–129.
- (27) Bedell, S. W.; Shahrjerdi, D.; Hekmatshoar, B.; Fogel, K.; Lauro, P. A.; Ott, J. A.; Sosa, N.; Sadana, D. *IEEE J. Photovoltaics* **2012**, *2*, 141–147.
- (28) Bedell, S. W.; Shahrjerdi, D.; Fogel, K.; Lauro, P. A.; Hekmatshoar, B.; Li, N.; Bayram, C.; Ott, J. A.; Sosa, N.; Sadana, D. *Trans. Electrochem. Soc.* **2012**, in press.
- (29) Suo, Z.; Hutchinson, J. W. Int. J. Solid Struct. 1989, 25, 1337–1353.
- (30) Lim, J.-S.; Thompson, S. E.; Fossum, J. G. IEEE Electron. Dev. Lett. 2004, 25, 731–733.

(31) Zhao, W.; He, J.; Belford, R. E.; Wernersson, L. E.; Seabaugh, A. IEEE Trans. Electron. Dev. 2003, 51, 317-323.

Letter