# Core-Shell Germanium–Silicon Nanocrystal Floating Gate for Nonvolatile Memory Applications

Hai Liu, Wyatt Winkenwerder, Yueran Liu, Domingo Ferrer, Davood Shahrjerdi, Scott K. Stanley, John G. Ekerdt, and Sanjay K. Banerjee, *Fellow, IEEE* 

Abstract—We have fabricated germanium–silicon (Si/HfSiO<sub>x</sub>) core-shell nanocrystal (NC) structures to work as charge storage nodes in NC Flash memories. This core shell NC structure was made by doing silane annealing treatment before and after Ge NC deposition. This silicon(Si/HfSiO<sub>x</sub>) shell layer can separate the Ge NC from HfO<sub>2</sub> and ambient oxidants in the following process, and reduces low-quality GeO<sub>x</sub>, HfGeO<sub>x</sub> to metallic Ge. Thus, a more robust interface with low trap density between the high- $\kappa$  dielectric and the NCs was achieved, which helps suppress the charges loss due to trap-assisted tunneling of electrons and results in better device performance.

*Index Terms*—Germanium–silicon core-shell nanocrystal (NC), high-quality interface, NC Flash memory.

### I. INTRODUCTION

C INCE FIRST described by Tiwari et al. [1], Flash memories with nanocrystal (NC) floating gates have attracted considerable attention to improve performance, as have novel programming schemes [2]. NC floating gates are considered to be a promising way to improve memory device performance in terms of faster write/erase speed, better endurance, longer retention time, and further scaling capability. Much work has been done on investigating materials, such as Si [3] and Ni or Au [4], [5] metal NCs, for charge storage nodes in the floating gate. Germanium NCs are an attractive candidate for Flash memory applications for its enhanced carrier confinement compared to Si [6]-[8] and compatibility to today's complementary metal-oxide-semiconductor technology. However, Ge NCs are not thermally stable, and a low-quality trap-filled Ge oxide is easily formed on the NC surface even with a short exposure to ambient or the oxidizing environments. This oxide decreases the Ge dielectric interface quality and degrades the device performance [9], [10].

Manuscript received May 8, 2008; revised September 22, 2008. Current version published November 26, 2008. This work was supported in part by DARPA-MARCO-MSD, by NSF, by Micron and DOE, and by Welch Foundation under Grant F1502. The review of this brief was arranged by Editor H. Jaouen.

H. Liu, D. Ferrer, D. Shahrjerdi, and S. K. Banerjee are with the Microelectronics Research Center, The University of Texas at Austin, Austin, TX 78758 USA (e-mail: liuhai@mail.utexas.edu).

W. Winkenwerder and J. G. Ekerdt are with the Department of Chemical Engineering, The University of Texas at Austin, Austin, TX 78712 USA.

Y. Liu was with the Microelectronics Research Center, The University of Texas at Austin, Austin, TX 78758 USA. He is now with Spansion Company Ltd., Austin, TX 78741 USA.

S. K. Stanley was with the Department of Chemical Engineering, The University of Texas at Austin, Austin, TX 78712 USA. He is now with the National Institute of Standards and Technology, Gaithersburg, MD 20899 USA.

Color versions of one or more of the figures in this brief are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2008.2006889



Fig. 1. SEM images of Ge NCs on HfO2 surface.

In this brief, we present a Ge–Si(Si/HfSiO<sub>x</sub>) core-shell NC structure, where the Ge NCs are encapsulated in an ultrathin Si(Si/HfSiO<sub>x</sub>) layer to improve electrical properties of the NC–high- $\kappa$  dielectric interface.

#### **II. DEVICE FABRICATION**

Three type MOS capacitor devices were fabricated using different NCs: I) bare Ge NCs, II) Ge NCs only with a Si top capping layer, and III) Ge NCs encapsulated in an ultrathin Si layer. A tunnel oxide about 40 Å hafnia (HfO<sub>2</sub>) was first grown by atomic layer deposition on a p-type silicon substrate. Ge NCs were then grown by hot-wire chemical vapor deposition (HWCVD) on the HfO<sub>2</sub> tunnel oxide (sample I and II) [10]–[12]. These NCs have an average size about 8 nm and density around  $3 \times 10^{11}$  cm<sup>-2</sup>, as shown in Fig. 1. Sample II was then annealed at a silane partial pressure of  $1.9 \times 10^{-5}$  torr for 45 min at 875 K, leading to the deposition of ~20 Å of Si on the Ge NCs along with hafnium silicate (HfSiO<sub>x</sub>), as shown in Fig. 2(B). The Si thickness was determined *in situ* by taking the ratio of the Ge 2p X-ray photoelectron spectroscopy (XPS) signal with following equation:

$$t = -\lambda \sin \theta \ln \left(\frac{I}{I_o}\right) \tag{1}$$

where t is the thickness of the Si layer,  $\lambda$  is the effective attenuation length for a Si overlayer,  $\theta$  is the angle between the X-ray source and energy analyzer, I is the Ge 2p XPS signal intensity after Si deposition, and  $I_o$  is the initial Ge 2p XPS signal intensity. Minimal Si deposition was observed on the HfO<sub>2</sub> according to low Hf 4f attenuation, as its attenuation



Fig. 2. (A) Ge 2p XP spectra of a) sample I and b) sample II. (B) Si 2p XP spectra for a) sample II and b) sample I.

was only  $0.91 \pm 0.13$  (spectra not shown). The uncertainty in the Hf 4f attenuation is due to variations in XPS position for the pre- and postdeposition scans. Sample III was prepared in a different manner than samples I and II: The hafnia tunnel oxide was first annealed at 800 K under a silane partial pressure of  $1.9 \times 10^{-5}$  torr for 30 min. Ge dots were then grown by HWCVD, and finally, the Ge dots were capped in Si using the same conditions as sample II. HfO<sub>2</sub> control oxide (~150 Å) grown by reactive dc sputtering in an Ar/O<sub>2</sub> ambient at room temperature, and 2000 Å TaN electrode deposited by reactive dc sputtering were used to complete the MOS stack structure. A control sample without Ge NCs using just two layers of HfO<sub>2</sub> was also fabricated.

### **III. RESULTS AND DISCUSSION**

Cross-sectional scan transmission electron microscopy (STEM) and transmission electron microscopy (TEM) were used to examine the Ge NCs in the HfO<sub>2</sub> matrix. Fig. 3(A) shows a STEM image of Ge NCs buried in the HfO<sub>2</sub> matrix, and Fig. 3(B) shows a TEM image of the Ge NC encapsulated by Si/HfSiO<sub>x</sub>.

XPS was used to examine the chemical state of the deposited Ge and Si, as shown in Fig. 2(A). For sample I, the Ge 2p XP spectra feature at  $\sim$ 1220 eV is indicative of oxidized Ge while the feature at  $\sim$ 1218 eV is from metallic Ge dots. The binding energy shift for GeO and GeO<sub>2</sub> are 1.8 and 3.2 eV, respectively [13]. The Ge feature at  $\sim$ 1220 eV exhibits a binding energy shift of 2.5 eV indicating it is at an oxidation state between 2+



Fig. 3. (A) STEM image of Ge NCs buried in HfO<sub>2</sub> matrix. (B) Crosssectional TEM image of Ge NCs encapsulated in Si/HfSiO<sub>x</sub> layer.

and 4+ for GeO and GeO<sub>2</sub>, respectively, and is likely due to the formation of a hafnium germinate [14]. These germinate signal is originating from the exposed regions between the Ge dots, and it is highly likely hafnium germinate also exists beneath the Ge dots. The treatment of the Ge dots with silane at 875 K (sample II) has a marked effect on the hafnium germinate. The feature at  $\sim$ 1220 eV is no longer seen and the metallic germanium signal has been significantly attenuated [Fig. 2(A)]. The role silane treatment plays in hafnium germinate removal was believed due to the following reaction [14]:

$$HfGeO_x + Si \rightarrow Ge + HfSiO_x.$$
 (2)

For sample III, the silane anneal at 800 K produces very small mount hafnium silicate and metallic Si on the surface according to XPS (spectra not shown), and the Si 2p spectrum of sample III is similar to the Si 2p spectrum in Fig. 2(B) for sample II. Subsequent Ge dot growth to this treated surface



Fig. 4. Programming/erasing speed characteristics  $\pm$ 8-V stress.

leads to very little hafnium germinate formation [14]. The silane treatment to selectively cap the Ge dots with Si most likely also decreases the amount of exposed hafnium germinate surfaces. Furthermore, the silane treatment passivates the Ge dot surface for *ex-situ* transportation for device fabrication. Thus, the silane treatment serves multiple purposes. It significantly reduces the amount of hafnium germinate that forms during HWCVD of Ge dots and passivates the Ge dots from ambient oxidants for transportation to device fabrication. It also prevents hafnium germinate formation between the control oxide and the Ge dots. All of these factors lead to the improved device performance.

High-frequency capacitance–voltage tests (1 MHz) were used to characterize the electrical properties of all samples. After each stress pulse, a -2 to 2 V C-V scan was applied to determine the threshold voltage ( $V_{\rm th}$ ) shift. The control sample shows a only negligible memory window compared to samples with NCs under the same stress conditions, which indicates that most of the charge storage is due to the existence of the NCs. Fig. 4 shows the device programming/erasing characteristics of all the samples. The memory window of sample II and III is slightly smaller than sample I. This may be because that the samples under silane treatment have lower interface trap density due to the removal of HfGeO<sub>x</sub>. Using the following equation, the charge storage density can be calculated:

$$\Delta V_{\rm th} = \frac{q n_{\rm nc} x}{\varepsilon_{\rm ox}} \left( t_{\rm control} + 0.5 \frac{\varepsilon_{\rm ox} t_{\rm nc}}{\varepsilon_{\rm nc}} \right) \tag{3}$$

where the NC density  $n_{\rm nc} = 3 \times 10^{11}$  /cm<sup>2</sup>, average NC size  $t_{\rm nc} = 8$  nm, control oxide thickness  $t_{\rm control} = 15$  nm, tunneling oxide dielectric  $\varepsilon_{\rm ox}({\rm HfO}_2) = 20$ , and NC dielectric constant  $\varepsilon_{\rm nc} = 16 \varepsilon_0$ . Under 8 V, 10 ms stress, the  $V_{\rm th}$  shift of sample III is about 0.37 V, it yields x = 6.6 as the approximate number of electrons stored per NC.

Fig. 5 shows the retention characteristics of the devices. An obvious retention improvement is seen for samples II and III compared to sample I. This improvement can be understood in the following way: For sample I, due to the existence of low-quality  $\text{GeO}_x/\text{HfGeO}_x$ , lots of trap states were created at the Ge NC-high- $\kappa$  dielectric interface, as shown in Fig. 6(A). With the help of these trap states, the stored electrons can



Fig. 5. Data retention characteristics at room temperature.



Fig. 6. (A) Band diagram of memory device with bare Ge NCs. (B) Band diagram of memory device with Ge–Si/HfSiO $_x$  core-shell NCs.



Fig. 7. Arrhenius plot of retention time versus reciprocal temperature.

easily tunnel back to the Si substrate thus degrading retention. However, for sample III, the Si/HfSiO<sub>x</sub> shell layer separates the Ge NCs from ambient oxidants in during processing and also helps to change the GeO<sub>x</sub>/HfGeO<sub>x</sub> back to metallic Ge through the reaction HfGeO<sub>x</sub> + Si  $\rightarrow$  Ge + HfSiO<sub>x</sub>. Thus, a high-quality Ge NC-high- $\kappa$  dielectric interface is achieved and most interface traps are removed, as shown Fig. 6(B). In this case, the charges are stored at the deep traps under the Ge conduction band, where large activation energy ( $E_a$ ) is needed to activate the electrons before it can tunnel back to the Si substrate. This results in better retention characteristics test was done. Fig. 7 shows the Arrhenius plot of retention time of sample I and III at room temperature, 50 °C and 100 °C. Here, the retention time was defined as the time that the threshold



Fig. 8. Endurance characteristics of device under  $\pm 8$  V at room temperature with pulsewidth 1 s.

voltage shift decreases by a factor of 50%, compared to the initial value. The activation energy of sample I is about 0.06 eV, while the activation energy of sample III is about 0.28 eV.

The device endurance characteristics under stress cycling are shown in Fig. 8. Samples II and III show better endurance characteristics than that of sample I. The reason can be considered that many interface traps at the Ge NCs-high- $\kappa$  dielectric interface are not stable and may change their trapping properties under stress cycling. From the results, it can be inferred that some traps may lose their capability to capture electrons/holes, and for some other traps, it is more difficult to release the electrons/holes after capture, compared to the beginning.

## **IV. CONCLUSION**

A new core-shell Ge–Si(Si/HfSiO<sub>x</sub>) NC structure consisting of Ge NCs encapsulated with a Si/HfSiO<sub>x</sub> shell is introduced for nonvolatile memory applications. The experiments results showed that NC-dielectric interface quality was dramatically improved. The retention characteristics of the device were improved a lot and better tradeoff between retention and programming/erasing speed can be achieved.

#### References

- S. Tiwari, F. Rana, H. Hanafi, E. F. Crabbe, and K. Chan, "A silicon nanocrystals based memory," *Appl. Phys. Lett.*, vol. 68, no. 10, pp. 1377– 1379, Mar. 1995.
- [2] C. Hu, D. Kencke, S. Banerjee, R. Richart, B. Bandopadhyay, B. Moore, E. Ibok, and S. Garg, "Substrate-current-induced hot electron (SCIHE) injection: A new convergence scheme for flash memory," in *IEDM Tech. Dig.*, Dec. 1995, pp. 283–286.
- [3] C. Li, S. John, E. Quinones, and S. Banerjee, "Cold-wall UHVCVD of doped and undoped Si and Si<sub>1-x</sub>Ge<sub>x</sub> epitaxial films using SiH<sub>4</sub> and Si<sub>2</sub>H<sub>6</sub>," *J. Vac. Sci. Technol. A, Vac. Surf. Films*, vol. 14, no. 1, pp. 170– 183, Jan./Feb. 1996.
- [4] Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, "Metal nanocrystal memories—Part I: Device design and fabrication," *IEEE Trans. Electron Devices*, vol. 49, no. 9, pp. 1606–1613, Sep. 2002.
- [5] Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, "Metal nanocrystal memories—Part II: Electrical characteristic," *IEEE Trans. Electron Devices*, vol. 49, no. 9, pp. 1614–1622, Sep. 2002.
- [6] M. Kanoun, C. Busseret, A. Poncet, A. Souifi, T. Baron, and E. Gautier, "Electronic properties of Ge nanocrystals for non volatile memory applications," *Solid State Electron.*, vol. 50, no. 7/8, pp. 1310– 1314, Jul./Aug. 2006.

- [7] M. Perego, G. Seguini, and M. Fanciulli, "Energy band alignment of HfO<sub>2</sub> on Ge," J Appl. Phys., vol. 100, no. 9, p. 093 718, Nov. 2006.
- [8] B. H. Koh, E. W. H. Kan, W. K. Chim, W. K. Choi, D. A. Antoniadis, and E. A. Fitzgerald, "Traps in germanium nanocrystal memory and effect on charge retention: Modeling and experimental measurements," *J Appl. Phys.*, vol. 97, no. 12, p. 124 305, Jun. 2005.
- [9] K. Seo, P. C. McIntyre, S. Sun, D. Lee, P. Pianetta, and K. C. Saraswat, "Chemical states and electronic structure of a HfO<sub>2</sub>/Ge(001) interface," *Appl. Phys. Lett.*, vol. 87, no. 4, p. 042 902, Jul. 2005.
- [10] S. Stanley, S. Joshi, S. K. Banerjee, and J. Ekerdt, "Ge interactions on HfO<sub>2</sub> surfaces and kinetically driven patterning of Ge nanocrystal on HfO<sub>2</sub>," *J. Vac. Sci. Technol. A, Vac. Surf. Films*, vol. 24, no. 1, pp. 78– 83, Jan. 2006.
- [11] S. K. Stanley, S. V. Joshi, S. K. Banerjee, and J. G. Ekerdt, "Surface reactions and kinetically-driven patterning scheme for selective deposition of Si and Ge nanoparticle arrays on HfO<sub>2</sub>," *Surf. Sci.*, vol. 600, no. 5, pp. L54–P57, 2006.
- [12] S. S. Coffee, S. K. Stanley, and J. G. Ekerdt, "Directed nucleation of ordered nanoparticle arrays on amorphous surfaces," *J. Vac. Sci. Technol. B, Microelectron. Process. Phenom.*, vol. 24, no. 4, pp. 1913–1917, Jul. 2006.
- [13] K. Prabhakaran and T. Ogino, "Oxidation of Ce(100) and Ge(111) surfaces—An UPS and XPS study," *Surf. Sci.*, vol. 325, no. 3, pp. 263– 271, 1995.
- [14] W. A. Winkenwerder and J. G. Ekerdt, "The role of oxidized germanium in the growth of germanium nanoparticles on Hafnia," J. Cryst. Growth, vol. 310, no. 16, pp. 3758–3762, 2008.



Hai Liu received the B.S. and M.S. degrees in engineering mechanics from Tsinghua University, Beijing, China. He is currently working toward the Ph.D. degree in electrical and computer engineering with the Microelectronics Research Center, The University of Texas at Austin.

His current research interests include device engineering and the physics of novel nonvolatile memories.



Wyatt Winkenwerder received the B.S. degree in chemical engineering from The University of Texas at Austin, where he is currently working toward the Ph.D. degree in chemical engineering with the Department of Chemical Engineering.

His current research interests include understanding the surface chemistry of Ge adatoms on dielectric surfaces.



Yueran Liu received the B.S. degree in physics from Peking University, Beijing, China, the M.S. degree in physics from the National University of Singapore, Singapore, and the Ph.D. degree in electrical and computer engineering from The University of Texas at Austin.

He is currently with Spansion Company Ltd., Austin.



characterization.

**Domingo Ferrer** received the B.S. and M.S. degrees in materials science from Simon Bolivar University, Caracas, Venezuela, in 2000 and 2002, respectively, and the Ph.D. degree in nanoelectronics engineering from Waseda University, Tokyo, Japan, in 2006.

He is currently a Research Scientist with the Microelectronics Research Center, The University of Texas at Austin. His research interests include the synthesis of metallic and semiconductor colloidal systems for nonvolatile Flash memory devices and their transmission electron microscopy



**John G. Ekerdt** received the B.S. degree in chemical engineering from the University of Wisconsin-Madison in 1974 and the Ph.D. degree in chemical engineering from the University of California, Berkeley, in 1979.

He is currently the Dick Rothwell Endowed Chair in Chemical Engineering with The University of Texas at Austin, where he was an Assistant Professor during 1979–1985 and an Associate Professor during 1985–1988, and has been a Professor since 1988. He served as a Graduate Advisor during 1985–1990 and

a Department Chair during 1997–2005 in chemical engineering. He has supervised more than 35 Ph.D. student and seven M.S. students. He has authored or coauthored more than 185 refereed publications, two books, and three book chapters. He is the holder of five U.S. patents. His current interests include growth and properties of barrier thin films; kinetics of silicon-germanium alloy epitaxy and nanocrystal dot growth from hydrides; organometallic precursor chemistry in thin-film growth; thin-film and quantum-dot self-assemblies at interfaces; and growth and properties of dielectric films.

Prof. Ekerdt is a Fellow of the American Institute of Chemical Engineers. He was a recipient of the Charles M. A. Stine Award in Materials Science and Engineering from the American Institute of Chemical Engineers in 2001 and the Joe J. King Professional Engineering Achievement Award from The University of Texas at Austin in 2005.



**Davood Shahrjerdi** received the B.S. and M.S. degrees from the University of Tehran, Tehran, Iran. He is currently working toward the Ph.D. degree in electrical and computer engineering with the Microelectronics Research Center, The University of Texas at Austin.



Sanjay K. Banerjee (S'80–M'83–SM'89–F'96) received the B.Tech. degree in electrical engineering from the Indian Institute of Technology (IIT), Kharagpur, India, in 1979 and the M.S. and Ph.D. degrees in electrical engineering from the University of Illinois at Urbana–Champaign, Urbana, in 1981 and 1983, respectively.

From 1983 to 1987, he was a Member of Technical Staff, Corporate Research, Development, and Engineering, Texas Instruments Incorporated, where he worked on polysilicon transistors and dynamic

random-access trench memory cells, which were used by Texas Instruments in the world's first 4-MB double data rate memory. He is currently the Cockrell Family Regents Chair Professor of electrical and computer engineering and the Director of the Microelectronics Research Center, University of Texas at Austin, where he was an Assistant Professor during 1987–1990 and an Associate Professor during 1990–1993, and has been a Professor since 1993. He has more than 530 archival refereed publications/talks and seven books/chapters. He also is the holder of 26 U.S. patents. He has also supervised over 40 Ph.D. and 50 M.S. students. His current research interests include ultrahigh vacuum and remote plasma-enhanced chemical vapor deposition for silicon–germanium–carbon heterostructure MOSFETs and nanostructures, ultrashallow junction technology, and semiconductor device modeling.

Dr. Banerjee was a corecipient of the Best Paper Award from the IEEE International Solid State Circuits Conference in 1986, and a recipient of the Engineering Foundation Advisory Council Halliburton Award in 1991, the Texas Atomic Energy Fellowship in 1990–1997, the Cullen Professorship in 1997–2001, the National Science Foundation Presidential Young Investigator Award in 1988, the Distinguished Alumnus Award from IIT in 2005, the Industrial R&D 100 Award in 2004, the Electrochemical Society Callinan Award in 2003, the IEEE Millennium Medal in 2000, and the Semiconductor Research Corporation Inventor Recognition Award in 2000. He is a Fellow of the American Physical Society and was the General Chair of the IEEE Device Research Conference in 2002.



Scott K. Stanley received the B.S. degree in chemical engineering from Louisiana Tech University, Ruston, in 2001 and the M.S. and Ph.D. degrees in chemical engineering from The University of Texas at Austin in 2004 and 2006, respectively.

He is currently a National Research Council Postdoctoral Fellow with the National Institute of Standards and Technology, Gaithersburg, MD, where he studies polymers at surfaces and peptide-mediated growth of inorganic nanostructures.