# Fabrication of Self-Aligned Enhancement-Mode In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFETs With TaN/HfO<sub>2</sub>/AlN Gate Stack

Davood Shahrjerdi, Thomas Rotter, Ganish Balakrishnan, Diana Huffaker, Emanuel Tutuc, and Sanjay K. Banerjee

Abstract—In this letter, we report the fabrication and characterization of self-aligned inversion-type enhancement-mode In<sub>0.53</sub>Ga<sub>0.47</sub>As metal–oxide–semiconductor field-effect transistors (MOSFETs). The In<sub>0.53</sub>Ga<sub>0.47</sub>As surface was passivated by atomic layer deposition of a 2.5-nm-thick AlN interfacial layer. In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS capacitors showed an excellent frequency dispersion behavior. A maximum drive current of 18.5  $\mu$ A/ $\mu$ m was obtained at a gate overdrive of 2 V for a MOSFET device with a gate length of 20  $\mu$ m. An  $I_{\rm ON}/I_{\rm OFF}$  ratio of 10<sup>4</sup>, a positive threshold voltage of 0.15 V, and a subthreshold slope of ~165 mV/dec were extracted from the transfer characteristics. The interface-trap density is estimated to be ~7–8 × 10<sup>12</sup> cm<sup>-2</sup> · eV<sup>-1</sup> from the subthreshold characteristics of the MOSFET.

Index Terms—Atomic layer deposition (ALD), enhancement mode, MOSFETs.

# I. INTRODUCTION

T HE III–V materials are considered to be promising candidates for future scaled n-channel metal–oxide– semiconductor field-effect transistors (nMOSFETs) due to their high electron mobility. However, the absence of a thermodynamically stable oxide has been the main impediment to the fabrication of enhancement-mode (E-mode) III–V MOSFETs. Consequently, there has been a tremendous effort to search for dielectrics that can effectively passivate the surface of III–V materials and unpin the Fermi level. This includes the use of molecular beam epitaxy (MBE)—grown Ga<sub>2</sub>O<sub>3</sub>(Gd<sub>2</sub>O<sub>3</sub>) [1]–[4], employing a-Si and a-Ge interfacial layers [5], [6], sputtered AlON interfacial layer [7], and atomic layer deposition (ALD) of Al<sub>2</sub>O<sub>3</sub> [8]–[11]. Nonetheless, the fabrication of high-performance inversion-type E-mode III–V MOSFET still remains challenging due to the stringent interface requirements.

There have been a few demonstrations of GaAs and  $In_{0.53}Ga_{0.47}As$  inversion-type nMOSFETs with MBE-grown  $Ga_2O_3(Gd_2O_3)$  [2], [3] and ALD  $Al_2O_3$  [9], [12] gate dielectrics, using the gate-replacement scheme. Interestingly, the  $In_{0.53}Ga_{0.47}As$  MOSFETs exhibit superior performance to

D. Shahrjerdi, E. Tutuc, and S. K. Banerjee are with the Microelectronics Research Center, The University of Texas at Austin, Austin, TX 78758 USA (e-mail: davood@mail.utexas.edu).

T. Rotter, G. Balakrishnan, and D. Huffaker are with the NanoSystem Institute, University of California at Los Angeles, Los Angeles, CA 90095 USA.

Digital Object Identifier 10.1109/LED.2008.922031

their GaAs counterparts. This observation can be attributed to much lower interface state density of InGaAs with respect to GaAs, which was deduced by measuring the surface recombination velocity at the interface of GaAs and InGaAs with their native oxides [13], [14]. Although the previous reports have demonstrated high-performance E-mode  $In_{0.53}Ga_{0.47}As$  nMOSFETs, it should be noted that MOSFET fabrication using the self-aligned process is simpler than the gate-replacement scheme.

The key issue for demonstrating the self-aligned III-V MOSFETs is to maintain the smoothness and electrical quality of the high- $\kappa$ /III–V interface, in terms of the interface states, while attempting to achieve the highest level of dopant activation in the source/drain (S/D). In this letter, we have initially examined the chemical and electrical characteristics of the interface between an ALD-grown AlN interlayer and  $In_{0.53}Ga_{0.47}As$ , using X-ray photoelectron spectroscopy (XPS) and capacitance-voltage (C-V) technique, respectively. Aluminum nitride offers several potential advantages, including large bandgap and excellent chemical stability. This attribute makes AlN a good reaction barrier layer between high- $\kappa$  and channel material. Finally, exploiting the effective passivation of  $In_{0.53}Ga_{0.47}As$  surface, using the ALD AlN interlayer, we have demonstrated high-performance self-aligned inversion-type E-mode In<sub>0.53</sub>Ga<sub>0.47</sub>As nMOSFETs.

### **II. DEVICE FABRICATION**

Device fabrication was started with surface chemical cleaning of the InGaAs layer, using a combination of HF dip and sulfide treatment, where MOS capacitors and MOSFET devices were fabricated on MBE-grown n- and p-type In<sub>0.53</sub>Ga<sub>0.47</sub>As layers, respectively, with a doping concentration of  $1 \times 10^{17}$  cm<sup>-3</sup>. We have recently shown that this chemical cleaning protocol can effectively render the surface properties of GaAs-based materials appropriate for ALD high- $\kappa$  deposition, diminishing the undesirable interfacial layer between high- $\kappa$  and GaAs [10]. Next, samples were transferred into the ALD reactor, where 2.5-nm-thick AlN was deposited by alternating tris(dimethylamido) aluminum precursor and NH<sub>3</sub> gas as a coreactant [15]. A 5-nm-thick ALD HfO<sub>2</sub> immediately followed the AlN deposition. High- $\kappa$  depositions were carried out at temperatures from 200 °C to 250 °C. The samples underwent postdeposition anneal (PDA) at 550 °C for 5 min in N<sub>2</sub> ambient, which is followed by the deposition and patterning of sputtered-TaN metal gate. Next, MOSFET

Manuscript received February 15, 2008; revised March 19, 2008. This work was supported in part by DARPA and in part by the Micron Foundation. The review of this letter was arranged by Editor Y. Taur.



Fig. 1. Frequency dispersion behavior of an InGaAs MOS capacitor fabricated on an n-type substrate. The bidirectional C-V sweeps measured at 1 MHz reveal a hysteresis of ~670 mV. The inset (a) shows the XPS As 3d spectrum of the AlN/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface. The C-V characteristics of a transistor device exhibit a slight degradation of the frequency dispersion behavior, shown as the inset (b).

devices received a silicon implant of 35 keV with a dose of  $1 \times 10^{14}$  cm<sup>-2</sup> that corresponds to an impurity concentration of  $\sim 2 \times 10^{18}$  cm<sup>-3</sup>. The S/D dopant activation was performed at temperatures ranging from 650 °C to 750 °C for 10–60 s in N<sub>2</sub> ambient. Finally, S/D and backside ohmic contacts were formed by the evaporation of AuGe/Ni/Au (400/100/600) and Ti/Au (250/600) alloys, respectively, followed by rapid thermal annealing at 420 °C for 30 s.

## **III. RESULTS AND DISCUSSION**

It is widely believed that the presence of thermally unstable arsenic oxides could possibly cause the Fermi level pinning at the oxide/III-V interface [16]. Therefore, in order to enable the fabrication of inversion-type E-mode III-V MOSFETs, it is crucial to eliminate detrimental native oxides from the high- $\kappa$ / III-V interface. We have examined the chemical bonding at the AlN/InGaAs interface, using monochromatic XPS. The inset (a) in Fig. 1 shows the As 3d spectrum of a sample prior to HfO2 deposition, where almost no arsenic oxides were detected by XPS. However, the existence of Ga–O and In–O bonds was evidenced by the fitted Gaussian curves to the Ga 2p and In 3d spectra (data not shown). The capacitance-voltage C-Vcharacteristics of the MOS capacitors, which are fabricated on n-type substrates, were monitored in the dark at different frequencies, showing a fairly high density of interface traps (Fig. 1). The equivalent oxide thickness (EOT) of the capacitors was deduced to be  $\sim$ 3.8 nm. The bidirectional C-Vsweeps measured at 1 MHz, as shown in Fig. 1, indicate a hysteresis of  $\sim$ 670 mV. Bulk traps and near-interface slow states, in principle, are responsible for the hysteresis in bidirectional C-V sweeps. It is notable that the MOS capacitors exhibit smaller hysteresis after PDA. This could be primar-



Fig. 2. Measured (a)  $I_d - V_g$  and (b)  $I_d - V_d$  characteristics of a long channel In<sub>0.53</sub>Ga<sub>0.47</sub>As nMOSFET. The maximum transconductance was determined to be 12.1 mS/mm at a drain voltage of 2 V. The  $I_{\rm GS} - V_{\rm GS}$  plot [the inset in (a)] illustrates a very low gate leakage current. It appears that the drive current of shorter channel length devices is more degraded by the large parasitic series resistance, shown as the inset in (b).

ily attributed to further densification of high- $\kappa$  gate stack by reducing the bulk trap density. Thus, the observed hysteresis after the PDA step could be mainly attributed to near-interface slow traps. The inset (b) in Fig. 1 shows the C-V characteristics of a transistor device, indicating the degradation of frequency dispersion behavior after activation anneal. An EOT of ~3.9 nm was determined for the transistor device from its C-V data.

We fabricated In<sub>0.53</sub>Ga<sub>0.47</sub>As nMOSFETs employing the same gate stack, using a ring-FET geometry consisting of an annular gate, in order to simplify the device isolation process. Fig. 2(a) shows the transfer characteristics of an nMOSFET with a gate length of 20  $\mu$ m. An  $I_{\rm ON}/I_{\rm OFF}$  ratio of  $\sim 10^4$  and a subthreshold slope (S.S.) of 165 mV/dec were determined from the  $I_d$ – $V_g$  plot. The interface-trap density ( $D_{\rm it}$ ) with the assumption of uniform distribution in the upper bandgap



Fig. 3. Effective electron mobility was deduced at a drain voltage of 50 mV, using the  $I_d-V_g$  plot shown in Fig. 2(a). The inset (a) shows the  $R_m$  versus  $L_{\text{mask}}$ , as a function of gate voltage. A S/D series resistance of 23.5  $\Omega$  was extracted from the plot. The inset (b) shows the corresponding split C-V of the MOSFET device, confirming the formation of inversion layer.

is estimated to be  $\sim 7-8 \times 10^{12}$  cm<sup>-2</sup> · eV<sup>-1</sup>, using the following [17]:

$$S = 2.3 \times (kT/q) \left[ 1 + (C_D + C_{\rm it})/C_{\rm ox} \right]$$
(1)

where  $C_D$ ,  $C_{it}$ , and  $C_{ox}$  are the depletion capacitance, the interface-trap capacitance, and the gate capacitance, respectively. A threshold voltage of 0.15 V was extracted by a linear extrapolation technique. A maximum transconductance  $(G_m)$ of 12.1 mS/mm was obtained for the device at a drain voltage of 2 V, as shown in Fig. 2(a). The inset in Fig. 2(a) shows the corresponding  $I_{GS}-V_{GS}$  characteristics of the device, indicating a very small gate leakage current. The output characteristics of the MOSFET device are shown in Fig. 2(b), where a maximum drain current of 18.5  $\mu A/\mu m$  was obtained at a gate overdrive of 2 V. It is notable that the drain current sublinearly increases with gate bias for gate overdrives larger than 1 V. This could be caused by a strong dependence of the mobility on the transverse electric field [17]. This gate-bias dependence of the drive current can be clearly observed from the previous reports on GaAs-based field-effect transistors [1], [9]. From the slope of the  $I_d$ - $V_d$  curves in the linear region, it is also evident that these devices suffer from a relatively high S/D series resistance. As a result, the drive current of shorter channel length devices is more degraded by the large parasitic resistance, shown in the inset in Fig. 2(b). It should be noted that the poor thermal stability of InGaAs tends to limit the total thermal budget of the fabrication process. This, coupled with the fact that the highest obtainable impurity concentration in III–V materials is in the range of  $10^{18}-10^{19}$  cm<sup>-3</sup>, could severely degrade the S/D series resistance. Hence, further improvement of drive current should be achievable by optimizing S/D ohmic contacts and implantation/activation conditions. The S/D series resistance  $(R_{\rm SD})$  and the difference between the mask-defined gate length and the effective channel length  $(\Delta L = L_{\text{mask}} - L_{\text{eff}})$  were determined to be 23.5  $\Omega$  and 0.75  $\mu$ m, respectively, from the

plot of  $R_m (= V_{\rm DS}/I_d)$  versus different  $L_{\rm mask}$  values, as a function of gate voltage [the inset (a) in Fig. 3].  $R_m$  values were evaluated at a drain voltage of 100 mV to ensure the device operation in the linear region. The effective electron mobility  $(\mu_{\rm eff})$  was evaluated for the same device from the  $I_d-V_g$  plot (measured at a drain voltage of 50 mV) and its corresponding split C-V [the inset (b) in Fig. 3]. A high interface-trap density, which is deduced from the subthreshold characteristics of this device, could be the major cause of the mobility degradation, as well as the poor S.S.

### **IV. CONCLUSION**

In summary, we have demonstrated the self-aligned inversion-type E-mode  $In_{0.53}Ga_{0.47}As$  nMOSFETs, using an ALD-grown AlN interfacial layer. An interface-trap density of  $\sim 7-8 \times 10^{12}/cm^2 \cdot eV$  was estimated from the subthreshold model. A maximum drive current of 18.5  $\mu A/\mu m$  was achieved at a gate voltage of 2 V for a MOSFET device with a gate length of 20  $\mu m$ . An  $I_{ON}/I_{OFF}$  ratio of 10<sup>4</sup> and an S.S. of  $\sim 165 \text{ mV/dec}$  were extracted from the  $I_d-V_g$  plot. However, further improvement of drive current should be achievable by optimizing S/D activation and ohmic contact.

#### REFERENCES

- [1] R. J. W. Hill, D. A. J. Moran, X. Li, H. Zhou, D. Macintyre, S. Thoms, A. Asenov, P. Zurcher, K. Rajagopalan, J. Abrokwah, R. Droopad, M. Passlack, and I. G. Thayne, "Enhancement-mode GaAs MOSFETs with In<sub>0.3</sub>Ga<sub>0.7</sub>As channel, a mobility of over 5000 cm<sup>2</sup>/V · s and transconductance of over 475 mS/mm," *IEEE Electron Device Lett.*, vol. 28, no. 12, pp. 1080–1082, Dec. 2007.
- [2] F. Ren, M. Hong, W. S. Hobson, J. M. Kuo, J. R. Lothian, J. P. Mannaerts, J. Kwo, S. N. G. Chu, Y. K. Chen, and A. Y. Cho, "Demonstration of enhancement-mode p- and n-channel GaAs MOSFETs with Ga<sub>2</sub>O<sub>3</sub>(Gd<sub>2</sub>O<sub>3</sub>) as gate oxide," *Solid State Electron.*, vol. 41, no. 11, pp. 1751–1753, Nov. 1997.
- [3] F. Ren, J. M. Kuo, M. Hong, W. S. Hobson, J. R. Lothian, J. Lin, H. S. Tsai, J. P. Mannaerts, J. Kwo, S. N. G. Chu, Y. K. Chen, and A. Y. Cho, "Ga<sub>2</sub>O<sub>3</sub>(Gd<sub>2</sub>O<sub>3</sub>)/InGaAs enhancement-mode n-channel MOSFETs," *IEEE Electron Device Lett.*, vol. 19, no. 8, pp. 309–311, Aug. 1998.
- [4] M. Hong, J. R. Kwo, P.-C. Tsai, Y. Chang, M.-L. Huang, C.-P. Chen, and T.-D. Lin, "III–V metal–oxide–semiconductor field-effect transistors with high-κ dielectrics," *Jpn. J. Appl. Phys.*, vol. 46, pp. 3167–3180, 2007.
- [5] I. Ok, H. Kim, M. Zhang, T. Lee, F. Zhu, L. Yu, S. Koveshnikov, W. Tsai, V. Tokranov, M. Yakimov, S. Oktyabrsky, and J. C. Lee, "Self-aligned nand p-channel GaAs MOSFETs on undoped and p-type substrates using HfO<sub>2</sub> and silicon interface passivation layer," in *IEDM Tech. Dig.*, 2006, pp. 829–832.
- [6] D. Shahrjerdi, M. M. Oye, A. L. Holmes, and S. K. Banerjee, "Unpinned metal gate/high-κ GaAs capacitors: Fabrication and characterization," *Appl. Phys. Lett.*, vol. 89, no. 4, p. 043 501, Jul. 2006.
- [7] F. Gao, S. J. Lee, R. Li, S. J. Whang, S. Balakumar, D. Z. Chi, C. C. Kean, C. H. S.Vicknesh, and D.-L. Tung, "GaAs p- and n-MOS devices integrated with novel passivation (plasma nitridation and AlNsurface passivation) techniques and ALD-HfO<sub>2</sub>/TaN gate stack," in *IEDM Tech. dig.*, 2006, pp. 833–836.
- [8] M. L. Huang, Y. C. Chang, C. H. Chang, Y. J. Lee, P. Chang, J. Kwo, T. B. Wu, and M. Hong, "Surface passivation of III–V compound semiconductors using atomic-layer-deposition-grown Al<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 87, no. 25, p. 252 104, Dec. 2005.
- [9] Y. Xuan, Y. Q. Wu, T. Shen, T. Yang, and P. D. Ye, "High-performance sub-micron inversion-type enhancement-mode InGaAs MOSFET with ALD Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, and HfAlO as gate dielectrics," in *IEDM Tech. Dig.*, 2007, pp. 637–640.
- [10] D. Shahrjerdi, E. Tutuc, and S. K. Banerjee, "Impact of surface chemical treatment on capacitance-voltage characteristics of GaAs

metal-oxide-semiconductor capacitors with Al<sub>2</sub>O<sub>3</sub> gate dielectric," *Appl. Phys. Lett.*, vol. 91, no. 6, p. 063 501, Aug. 2007.

- [11] M. M. Frank, G. D. Wilk, D. Starodub, T. Gustafsson, E. Garfunkel, Y. J. Chabal, J. Grazul, and D. A. Muller, "HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> gate dielectrics on GaAs grown by atomic layer deposition," *Appl. Phys. Lett.*, vol. 86, no. 15, p. 152 904, Apr. 2005.
- [12] Y. Xuan, H. C. Lin, P. D. Ye, and G. D. Wilk, "Capacitance-voltage studies on enhancement-mode InGaAs metal-oxide-semiconductor fieldeffect transistor using atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> gate dielectric," *Appl. Phys. Lett.*, vol. 88, no. 26, p. 263 518, Jun. 2006.
- [13] E. Yablonovitch, R. Bhat, C. E. Zah, T. J. Gmitter, and M. A. Koza, "Nearly ideal InP/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterojunction regrowth on chemically prepared In<sub>0.53</sub>Ga<sub>0.47</sub>As surfaces," *Appl. Phys. Lett.*, vol. 60, no. 3, pp. 371–373, Jan. 1991.
- [14] G. Brammertz, M. Heyns, M. Meuris, M. Caymax, D. Jiang, Y. Mols, S. Degroote, and G. M. Leys, "Surface recombination velocity in GaAs and In<sub>0.15</sub>Ga<sub>0.85</sub>As thin films," *Appl. Phys. Lett.*, vol. 90, no. 13, p. 134 102, Mar. 2007.
- [15] K. H. Kim, R. G. Gordon, A. Ritenour, and D. A. Antoniadis, "Atomic layer deposition of insulating nitride interfacial layers for germanium metal oxide semiconductor field effect transistors with high-κ oxide/ tungsten nitride gate stack," *Appl. Phys. Lett.*, vol. 90, no. 21, p. 21 204, May 2007.
- [16] J. G. Ping and H. E. Ruda, "The origin of Ga<sub>2</sub>O<sub>3</sub> passivation for reconstructed GaAs (001) surfaces," J. Appl. Phys., vol. 83, no. 11, pp. 5880– 5884, 1998.
- [17] B. Streetman and S. K. Banerjee, *Solid State Electronic Devices*. Englewood Cliffs, NJ: Prentice-Hall, 2000.