

Available online at www.sciencedirect.com



INTEGRATION, the VLSI journal 38 (2005) 505-513



www.elsevier.com/locate/vlsi

# Optimization of the $V_{\rm T}$ -control method for low-power ultra-thin double-gate SOI logic circuits

Davood Shahrjerdi<sup>a</sup>, Bahman Hekmatshoar<sup>a</sup>, Ali Khakifirooz<sup>b,\*</sup>, Ali Afzali-Kusha<sup>a</sup>

<sup>a</sup>Department of Electrical and Computer Engineering, University of Tehran, Tehran, Iran <sup>b</sup>Microsystems Technology Laboratories, Massachusetts Institute of Technology, 60 Vassar St. Cambridge, MA 02139, USA

Received 15 June 2004; received in revised form 19 July 2004; accepted 21 July 2004

#### Abstract

Application of the  $V_{\rm T}$ -control method is studied in ultra-thin double-gate (DG) SOI inverter, as the simplest building block of SOI logic circuits. Two control voltages,  $V_{\rm CN}$  and  $V_{\rm CP}$ , are applied to the back-gates of the n- and p-type transistors, respectively, to reduce the leakage current when the inverter is in the idle mode. Simulations with DESSIS disclose that both control voltages may be set at an optimum value for a given circuit activity, leading to the lowest possible gate power-delay product. Simulations have been performed for 10 nm gate-length technology at the end of the ITRS roadmap. These results indicate that the optimized  $V_{\rm T}$ -control method is a promising way for realizing low-power SOI logic circuits. Furthermore, the scalability of this technique is verified by extending the simulations to other generations of the ITRS roadmap.

© 2004 Elsevier B.V. All rights reserved.

Keywords: Dynamic threshold voltage; Double-gate SOI; Low-power

\*Corresponding author. Tel.: +617-2530732; fax: +617-2587393.

E-mail address: khaki@mit.edu (A. Khakifirooz).

0167-9260/\$ - see front matter  $\bigcirc$  2004 Elsevier B.V. All rights reserved. doi:10.1016/j.vlsi.2004.07.004

# 1. Introduction

Optimization of the standby power is becoming more critical as the transistor size is scaled down to nanometric dimensions. As a direct consequence of the scaling trend, the transistor off-current is being increased to accommodate for the performance scaling, as predicted by the ITRS roadmap [1]. Inherent demands of digital applications make it necessary that a digital block remains in an idle mode for a long period of time. This requirement puts forth the inquiry for more elaborate standby power optimization techniques, especially for scaled devices.

One of the well-known methods of reducing the standby power is to minimize the subthreshold leakage current when a transistor is in the idle mode [2]. This may be achieved by controlling the threshold voltage in the sense that increasing its level during the idle mode reduces the leakage current. Also, in some applications different blocks on the chip have different specifications for speed and power consumption. Dual threshold voltage scheme is usually employed to address this requirement, but it is more attractive to have a mechanism that enables the designers to optimize the threshold voltage of the transistors in different blocks.

Applying a proper voltage to the body contact has been proposed to dynamically adjust the threshold voltage of bulk MOS transistors [3]. Also, optimization of the threshold voltage adjusting technique has been studied for bulk MOSFET's [4]. However, this approach has to deal with the problem of charging and discharging the bulk capacitor, which aggravates the total delay of the circuit.

The bulk capacitor problem is eliminated in double-gate (DG) SOI structure and the back-gate may be successfully used to control the threshold voltage. Feasibility of this approach has been demonstrated by fabricating novel SOIAS structures, where the active substrate provides a potentially wide range of threshold voltage adjusting by means of proper back-gate biasing [5,6]. The  $V_{\rm T}$ -control method has been further studied by simulating various DG SOI structures for a single NMOS device and the advantage of the  $V_{\rm T}$ -control method in comparison with the conventional DG operation of these devices has been addressed [7].

In this work, we are concerned with optimizing the  $V_{\rm T}$ -control method for an inverter gate, which is the simplest building block of a logic circuit. Fig. 1 shows a SOI inverter in both conventional double-gate and  $V_{\rm T}$ -control configurations. In the DG configuration, the front and back gates are connected to each other, whereas in  $V_{\rm T}$ -control method the back gate is connected to a different voltage rather than the gate voltage, in order to control the drain-source leakage current in the idle mode. Two independent control voltages,  $V_{\rm CN}$  and  $V_{\rm CP}$ , are applied to the back gates of the n- and p-type transistors, respectively. When the input is low, the standby power is dominated by the n-type transistor, so a negative control voltage may be applied as  $V_{\rm CN}$ to reduce the leakage current drastically. Similarly, control voltage values higher than  $V_{DD}$  would be needed for  $V_{\rm CP}$ . This may increase the complexity of the control and pulse generation blocks. However, the  $n^+-p^+$  gates presented in [7] or metal gates with different work-functions may be employed to reduce the complexity by providing further pre-adjustment capability of the threshold voltage. This optimization approach was recently introduced in [8]. In this paper, we present this method in more details. In addition, the scalability of this approach is examined and verified by extending the simulations to a group of technology generations according to the ITRS roadmap.

506



Fig. 1. An SOI inverter gate in: (a) conventional double-gate and (b)  $V_{\rm T}$ -control configuration, where two control voltages are connected to the back gates of the transistors to control the leakage current in the idle mode.



Fig. 2. The schematic structure of the ultra-thin double-gate SOI transistor used for the simulations.

# 2. Simulation

The DESSIS simulator [9] is employed to study the power consumption issue in 10 nm gatelength devices. The device structure given in Fig. 2 is considered for simulations [7]. The silicon thickness is chosen to be 3 nm in order to ensure the electrostatic integrity and controlled short channel effects; the 2 nm-thick back-gate oxide is selected twice as thick as the front-gate oxide for more reliable manufacturing; and the back-gate length is twice as that of the front-gate to alleviate the nano-scale alignment intricacies [7]. A power supply voltage of 0.6 V and a switching frequency of 28.8 MHz have been used for simulations as predicted by the ITRS roadmap [1].  $V_{\rm CN}$  and  $V_{\rm CP}$  are swept in the (-0.6, 0) and (0.6, 1.2) range, respectively, to find the values that optimize the power-delay product figure of merit. Dynamic power consumption and the inverter delay are determined by calculating the charge transferred to the gate terminals when transistors are switching. This way, the Miller effect is taken into account automatically. As a rough estimate for the fan-out, it was assumed that the inverter drives three other inverters with the same structure.

#### 3. Results and discussion

The simulated leakage current in the  $V_{\rm T}$ -control method and DG configuration is compared in Fig. 3. As observed in the plots, the leakage current is considerably reduced both for NMOS and PMOS transistors in comparison with the DG configuration. A controlling range of about three orders of magnitude is achievable in the leakage current, indicating the potential capability of the  $V_{\rm T}$ -control method in minimizing the standby power.

The total dynamic power resulting from charge-transfer to the top and bottom gates of the transistors is plotted versus  $V_{\rm CN}$  and  $V_{\rm CP}$  and compared with the DG configuration in Fig. 4. The values for  $V_{\rm T}$ -control method are higher than DG but of the same order. However, from the previous plot, it can be predicted that the increase in the dynamic power consumption may be well compensated by the dramatically reduced leakage current, especially as the circuit activity is decreased.

The inverter delays during the 0 to 1 (0–1) and 1 to 0 (1–0) transitions are given in Fig. 5. The  $V_{\rm T}$ -control method makes the gate delay longer in comparison with the DG configuration and the difference becomes more significant when the back gate bias is increased to reduce the standby power further. This is due to the lower drive current of the transistors in the  $V_{\rm T}$ -control scheme compared to the conventional double-gate configuration. Note that the widths of the NMOS and PMOS transistors are scaled in order to give symmetric 0 to 1 and 1 to 0 transitions.



Fig. 3. The simulated leakage current as a function of the threshold control voltages. The corresponding values for the DG configuration are also plotted with dashed lines for comparison.

508



Fig. 4. Dynamic power consumption during 0–1 and 1–0 transition as a function of the control voltages. The data for DG configuration is also shown with dashed lines. The circuit activity was kept constant and equal to 0.1.

Fig. 6 shows the total power-delay products for the 0 to 1 and 1 to 0 transitions versus  $V_{\rm CN}$  and  $V_{\rm CP}$ , for various values of the circuit activity. For the comparison, the results for DG structure are shown in this figure. It can be seen that in the  $V_{\rm T}$ -control method, the values of power-delay product are lower than those of DG configuration and the difference becomes more significant as the circuit activity is reduced. Thus, as could be predicted, the  $V_{\rm T}$ -control method becomes more effective in lower circuit activities, which is the case for most of the typical low-power applications. In addition, as it appears from the same plots, each of the  $V_{\rm CN}$  and  $V_{\rm CP}$  control voltages reach an optimum point for a given circuit activity less than 0.01, the optimum control voltages approach  $-V_{\rm DD}$  and 2  $V_{\rm DD}$  for NMOS and PMOS, respectively. One can use different metal work-functions for the top and bottom gates [7] in order to set these optimum values at 0 and  $V_{\rm DD}$ , respectively.

In Fig. 8, the ratio of the power-delay product in the optimum  $V_{\rm T}$ -control method to that of DG is plotted versus the circuit activity. As was observed in Fig. 6, for low circuit activities, the value of the power-delay product strongly depends on choosing the appropriate values of  $V_{\rm CN}$  and  $V_{\rm CP}$ , which reveals the importance of determining the optimum values of these control voltages.

In order to examine the scalability of the optimized  $V_{\rm T}$ -control method, similar simulations were carried out for devices with various gate lengths as specified by the ITRS roadmap. The results indicate that the proposed approach is highly scalable, as observed from the plots in Fig. 9. The normalized circuit activity  $\alpha_n$  is defined as  $\alpha f_0/f$ , where  $f_0$  is the switching frequency for the simulated 10 nm devices and is equal to 28.8 MHz. These plots propose that the  $\alpha_n$  constant contours are almost linear and follow the supply voltage scaling trend. This means that the optimum values of the control voltages presented in Fig. 7 may be used for other technology nodes by scaling the vertical axis to  $V_{\rm DD}$ , i.e. to  $|V_{\rm CN opt}|/V_{\rm DD}$  and  $|V_{\rm CP opt}|/V_{\rm DD}$ , and generalizing the horizontal axis with  $\alpha_n$ . In particular, when the circuit activity is small, one can set the control voltages at  $-V_{\rm DD}$  and  $2V_{\rm DD}$ , for NMOS and PMOS transistors, respectively.



Fig. 5. The total gate delay for the  $V_{\rm T}$ -control as a function of the control voltages. Dashed lines represent conventional DG.

# 4. Summary and conclusions

The application of the  $V_{\rm T}$ -control method in ultra-thin double-gate (DG) SOI inverter, as the simplest building block of SOI logic circuits was presented. It was shown that for any given circuit activity, there are optimum values of control voltages in  $V_{\rm T}$ -control method aimed to reduce power-delay product in DG SOI logic circuits. At each stage, the power consumption components and the total gate delay have been compared to the DG configuration. Our results revealed that the  $V_{\rm T}$ -control method is very effective for low-power applications especially when the circuit activity is low and the circuit remains in the idle mode for long periods of time. This is due to the fact that the  $V_{\rm T}$ -control method is principally concerned with reducing the standby power. Also, it was shown that for small values of circuit activity the optimum control voltages can be set independent of the circuit activity, leading to a simpler control circuitry. The approach can be also utilized to set the threshold voltage for different blocks on the chip based on their speed/power

510



Fig. 6. The total power-delay product versus the control voltages for different values of the circuit activity. For any given value of the circuit activity there is an optimum value of the control voltage to minimize the power-delay product. The corresponding DG values are also shown with dashed lines.



Fig. 7. Optimum values of the control voltages as a function of the circuit activity.



Fig. 8. The ratio of the power-delay product in the optimum  $V_{\rm T}$ -control method to that in conventional DG configuration as a function of the circuit activity.



Fig. 9. Optimum values of the control voltages for: (a) NMOS and (b) PMOS transistors at different technology nodes and for different values of the normalized circuit activity.

trade-offs or to alleviate the process-induced fluctuations by adjusting the threshold voltage of different chips in different areas of a wafer to cancel the wafer-to-wafer and die-to-die variations [10].

### Acknowledgments

The authors would like to thank Prof. Dimitri A. Antoniadis, Dr. Ali Keshavarzi, and Dr. Siva G. Narendra for inspiration and helpful discussions.

# References

- [1] International Technology Roadmap for Semiconductors, 2001.
- [2] S. Thompson, I. Young, J. Greason, M. Bohr, Dual threshold voltages and substrate bias: keys to high performance, low power, 0.1 µm logic designs, IEEE Symp. VLSI Tech., 1997, pp. 69–70.
- [3] A. Keshavarzi, S. Ma, S. Narendra, B. Bloechel, K. Mistry, T. Ghani, S. Borkar, V. De, Effectiveness of reverse body bias for leakage control in scaled dual V<sub>T</sub> CMOS ICs, Int. Symp. Low Power Electronics and Design, 2001, pp. 207–212.
- [4] A. Keshavarzi, S. Narendra, S. Borkar, C. Hawkins, K. Roy, V. De, Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC's, Int. Symp. Low Power Electronics and Design 1999, pp. 252–254.
- [5] I.Y. Yang, C. Vieri, A. Chandrakasan, D.A. Antoniadis, Back-gated CMOS on SOIAS for dynamic threshold voltage control, IEEE Trans. Electron. Dev. 44 (5) (1997) 822–831.
- [6] T. Kachi, T. Kaga, S. Wakahara, D. Hisamoto, Variable threshold-voltage SOI CMOSFETs with implanted backgate electrodes for power-managed low-power and high-speed sub-1V ULSIs, IEEE Symp. VLSI Tech., 1996, pp. 124–125.
- [7] A. Khakifirooz, D.A. Antoniadis, Effect of back-gate biasing on the performance and leakage control in deeply scaled SOI MOSFETs, IEEE Int. SOI Conf., 2002, pp. 58–59.
- [8] D. Shahrjerdi, B. Hekmatshoar, A. Afzali-Kusha, A. Khakifirooz, Optimization of the V<sub>T</sub>-control method for lowpower ultra-thin double-gate SOI logic circuits, Great Lakes Symp. VLSI, 2004, pp. 236–239.
- [9] ISE TCAD Manual, release 7.0.
- [10] J.W. Tschanz, J.T. Kao, S.G. Narendra, R. Nair, D.A. Antoniadis, A.P. Chandrakasan, V. De, Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage, IEEE J. Solid-State Circuits 37 (11) (2002) 1396–1402.