



## Realization of dual-gated $Ge - Si \times Ge 1 \times core$ -shell nanowire field effect transistors with highly doped source and drain

Junghyo Nah, E.-S. Liu, D. Shahrjerdi, K. M. Varahramyan, S. K. Banerjee, and E. Tutuc

Citation: Applied Physics Letters **94**, 063117 (2009); doi: 10.1063/1.3079410 View online: http://dx.doi.org/10.1063/1.3079410 View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/94/6?ver=pdfcov Published by the AIP Publishing

Articles you may be interested in

Evaluation of DyScO x as an alternative blocking dielectric in TANOS memories with Si 3 N 4 or Si-rich SiN charge trapping layers J. Vac. Sci. Technol. B **29**, 01AE04 (2011); 10.1116/1.3533765

Characteristics of high-k Al 2 O 3 dielectric using ozone-based atomic layer deposition for dual-gated graphene devices

Appl. Phys. Lett. 97, 043107 (2010); 10.1063/1.3467454

Improved electrical characteristics of TaN / Al 2 O 3 / In 0.53 Ga 0.47 As metal-oxide-semiconductor fieldeffect transistors by fluorine incorporation Appl. Phys. Lett. **95**, 013501 (2009); 10.1063/1.3173820

Improved electrical performances of plasma-enhanced atomic layer deposited TaC x N y films by adopting Ar H 2 plasma Appl. Phys. Lett. **91**, 252106 (2007); 10.1063/1.2825272

High tunability (Ba, Sr) TiO 3 thin films grown on atomic layer deposited TiO 2 and Ta 2 O 5 buffer layers Appl. Phys. Lett. **85**, 4705 (2004); 10.1063/1.1821656



AIP Journal of Applied Physics

*Journal of Applied Physics* is pleased to announce André Anders as its new Editor-in-Chief

## Realization of dual-gated $Ge-Si_xGe_{1-x}$ core-shell nanowire field effect transistors with highly doped source and drain

Junghyo Nah,<sup>a)</sup> E.-S. Liu, D. Shahrjerdi, K. M. Varahramyan, S. K. Banerjee, and E. Tutuc

Microelectronics Research Center, The University of Texas, Austin, Texas 78758, USA

(Received 22 November 2008; accepted 16 January 2009; published online 12 February 2009)

We demonstrate dual-gated germanium (Ge)-silicon germanium (Si<sub>x</sub>Ge<sub>1-x</sub>) core-shell nanowire (NW) field effect transistors (FETs) with highly *doped* source (S) and drain (D). A high- $\kappa$  HfO<sub>2</sub> gate oxide was deposited on the NW by atomic layer deposition, followed by TaN gate metal deposition. The S and D regions of NW were then doped using low energy (3 keV) boron (B) ion implantation with a dose of 10<sup>15</sup> cm<sup>-2</sup>. The electrical characteristics of these devices exhibit up to two orders of magnitude higher current and an improved ON/OFF current ratio by comparison to dual-gated NW FET with *undoped* S/D. © 2009 American Institute of Physics. [DOI: 10.1063/1.3079410]

As the dimensions of complementary metal-oxidesemiconductor (CMOS) devices reach the tens of nanometers scale, device scaling is hindered by short channel effects and variability in device fabrication.<sup>1,2</sup> Semiconductor nanowire (NW) field effect transistors (FETs) have gained interest as an alternative device structure<sup>3–5</sup> primarily because a reduced short channel effect can be achieved in NW FETs in the gate-all-around device geometry.<sup>6</sup> Most of the reported electrical characteristics of NW FETs to date are based on devices with metal (Schottky) contacts.<sup>7–9</sup> In these devices, the performance, namely, ON current and ON/OFF current ratio, can be significantly limited by the metal-semiconductor Schottky barrier and the contact resistance at source (S) and drain (D) regions. In addition, an ambipolar behavior is usually observed in these devices.

In order to realize high performance NW FETs, achieving a high doping level, typically of  ${\sim}10^{20}~{\rm cm}^{-3}$  or higher, in the S/D regions is necessary. Highly doped S/D allows efficient carrier injection into NWs and a low contact resistance.<sup>10</sup> To date, NW FETs with highly doped S/D have been reported for Si NWs using either ion implantation<sup>11,12</sup> or axial doping modulation for NWs grown via the vaporliquid-solid (VLS) mechanism.<sup>13</sup> Ge NW FETs and  $Ge-Si_rGe_{1-r}$  core-shell NW FETs are of interest because of higher mobility than Si and CMOS compatibility. Particularly, Ge-Si core-shell NWs provide a high mobility onedimensional hole gas<sup>14</sup> as well as a better interface for high- $\kappa$  gate oxide deposition.<sup>15</sup> Here we demonstrate a high performance dual-gated Ge-Si<sub>x</sub>Ge<sub>1-x</sub> core-shell NW FET with highly doped S/D realized by low energy ion implantation. Such devices show two orders of magnitude higher current compared to NW FETs with nominally undoped S/D, as well as an improved ON/OFF current ratio.

Our Ge–Si<sub>x</sub>Ge<sub>1-x</sub> NWs were grown on Si (111) substrates in an ultrahigh vacuum chemical vapor deposition chamber via the VLS growth mechanism and using Au as catalyst. The Ge core was first grown at a total pressure of 5 Torr and a temperature of 285 °C using 60 SCCM (SCCM denotes standard cubic centimeters per minute at STP) GeH<sub>4</sub> (10% diluted in He). The Si<sub>x</sub>Ge<sub>1-x</sub> shell was *epitaxially* grown in the *same* growth chamber by coflowing SiH<sub>4</sub> and GeH<sub>4</sub> at a growth chamber temperature of 400 °C. The Si<sub>x</sub>Ge<sub>1-x</sub> shell had a thickness of ~4 nm and an approximate Si content of x=0.3, as evidenced by transmission electron microscopy and energy dispersive x-ray spectroscopy.

The process flow for the fabrication of the NW FETs investigated here is outlined in Fig. 1. After growth, the NWs were suspended in an ethanol solution and dispersed onto a dielectric substrate [Fig. 1(a)] consisting of a 10 nm thick  $HfO_2$  layer grown on a *n*-type Si (100) wafer, which can serve as back-gate. The NW dispersed sample was first dipped in  $\sim 1\%$  hydrofluoric (HF) acid for 20 s and cleaned with the de-ionized water. The sample was then annealed at 500 °C for 5 min in an NH<sub>3</sub> ambient, a process typically used to reduce the density of uncompensated Ge surface states.<sup>16</sup> This was followed by atomic layer deposition (ALD) of HfO<sub>2</sub> dielectric film with a nominal thickness of 8.5 nm, as shown in Fig. 1(b). Next, a 100 nm thick TaN metal gate (G) electrode was defined using e-beam lithography (EBL), sputtering, and lift-off. The HfO<sub>2</sub> layer deposited on the S and D regions of the NW-FET was etched using a  $\sim 3\%$  HF solution. Using the self-aligned process described above, two types of devices were then fabricated. In one set of devices, metal S/D contacts were realized using EBL, 100 nm nickel (Ni) deposition, and lift-off as shown in Fig. 1(d). As such, the S/D metal contacts were defined onto nominally undoped sections of the NW.

In a second set of devices, once the gate area was defined, the sample was subsequently ion-implanted with B. The implantation was done at a dose of  $1 \times 10^{15}$  cm<sup>-2</sup>, with an ion energy of 3 keV, at a tilt angle of 32°, and rotating 360° during the implantation [Fig. 1(c)]. All devices underwent a 5 min 600 °C rapid thermal anneal in an N<sub>2</sub> ambient to activate the implanted B dopants in the S/D areas of the NW-FET.<sup>17</sup> As such, the NW sections not covered by the gate became highly doped, while the relatively thick TaN film prevented the B ions to reach the NW. Ni S/D contacts were fabricated using EBL, metal deposition, and lift-off as shown in Fig. 1(d). After contact metal deposition, the devices were annealed at 300 °C for a minute. Figure 1(e) shows a scanning electron micrograph (SEM) of the fabricated device.

We first address the electrical characteristics of dualgated NW FETs without B-doping in the S/D regions (Fig.

<sup>&</sup>lt;sup>a)</sup>Electronic mail: nah@ece.utexas.edu.



FIG. 1. (Color online) (a) Schematic representation of a  $\text{Ge}-\text{Si}_x\text{Ge}_{1-x}$  coreshell NW dispersed on a  $\text{HfO}_2/\text{Si}$  substrate. (b) ALD of  $\text{HfO}_2$  on the NW. (c) Gate metal (TaN) deposition and  $\text{HfO}_2$  layer etching, followed by B ion implantation (d) B activation anneal and Ni deposition on the S/D regions. (e) SEM of a NW dual-gated FET device with Ni contacts. The red regions G represent the gates, and the yellow regions represent the S/D.

2). In Fig. 2(a), we show the output characteristics, namely, the drain current  $(I_d)$  versus the applied drain bias  $(V_d)$  measured at different values of the top-gate bias  $(V_g)$  and for two values of the back-gate bias,  $V_{bg}=0$  V and  $V_{bg}=-1.5$  V. The NW has a diameter of 60 nm, a gate channel length of  $L_g=720$  nm, and a section not covered by the top-gate of length  $L_s=830$  nm, where  $L_s$  is defined by the total length of NW sections between S/D to G contacts [Fig. 1(e)]. Figure 2(b) data show the  $I_d$ - $V_g$  data for two values of the back-gate bias  $(V_{bg})$ . We define the ON-state  $(I_{on})$  and OFF-state  $(I_{off})$  current as the drain current measured at  $V_d=V_{dd}=-1.0$  V and at top-gate biases  $V_g=V_T+0.7V_{dd}$  (ON-state) and  $V_{off}=V_T-0.3V_{dd}$  (OFF-state) respectively;  $V_T$  represents the threshold voltage of the device, defined by linearly extrapolating  $I_d$  versus  $V_g$ , measured at  $V_d=-0.05$  V, to zero  $I_d$ .

Two observations are apparent from the data of Fig. 2(a). First, the ON current is very low: at  $V_{bg}=0$  V the device shows a maximum current of 120 nA at  $V_d = V_g = -2.0$  V and an ON current  $I_{on}=40$  nA. The low  $I_{on}$  value translates into a very low  $I_{\rm on}/I_{\rm off}$  ratio, equal to 20 for the data in Fig. 2 at  $V_{\rm bg}=0$  V. The low  $I_{\rm on}$  is largely limited by the resistance of the NW sections not covered by the top-gate, which acts as a series resistance  $(R_s)$ , combined with the metal to NW contact resistance  $(R_c)$  at the S/D. The measured channel resistance  $(R_m)$  is the sum of  $R_c$ ,  $R_s$ , and the top-gated channel resistance  $(R_{ch})$ . In order to roughly estimate the fraction of  $R_c$  and  $R_s$  in  $R_m$ , we estimate  $R_{ch}$  by assuming a typical mobility ( $\mu$ ) value of ~80 cm<sup>2</sup>/V s, determined by a fourpoint gate dependent measurement on the same intrinsic Ge-Si<sub>x</sub>Ge<sub>1-x</sub> core-shell NWs. The expected value of  $R_{ch}$  at  $V_{\rm g} = -1.0$  V using  $R_{\rm ch} = L_{\rm g} [C_{\rm ox} (V_{\rm g} - V_T) \mu]^{-1}$  is ~46 kΩ;  $C_{\rm ox}$ represents the NW capacitance per unit length. For this estimate, the capacitance value of  $C_{ox} = 1.56$  nF/m was calculated using a finite element method (Ansoft Q3D Extractor®). On the other hand, the extracted  $R_m$  value at  $V_g$ = This are 1.0 V is  $6.2 M\Omega$ . Clearly, the intrinsic channel resistance



FIG. 2. (Color online) Electrical characteristics of a Ge–Si<sub>x</sub>Ge<sub>1-x</sub> core-shell NW FET with undoped S/D, and with a channel length  $L_g$ =720 nm. (a)  $I_d$  vs  $V_d$  data measured at different  $V_g$  values. (b)  $I_d$  vs  $V_g$  data measured at different  $V_d$  values. The data in both panels were measured at two back-gate biases:  $V_{bg}$ =0 V (square, black symbols) and  $V_{bg}$ =-1.5 V (round, red symbols).

represents only a small fraction of the total device resistance, which is primarily dominated by the contact and series resistances, which, in turn, are large because the S/D areas are nominally undoped.

Second, the device performance can be significantly changed by applying a back-gate bias. A negative  $V_{bg}$  value increases the hole concentration in the NW sections not covered by the top-gate, thereby reducing  $R_c$  and  $R_s$ . The data of Fig. 2 show a tenfold increase in ON current for  $V_{bg}$ = -1.5 V compared to  $V_{bg}$ =0 V, and a corresponding increase in  $I_{on}/I_{off}$  to 130. The subthreshold slope (SS), defined as SS= $-[d(\log_{10} I_d)/dV_g]^{-1}$  at  $V_d$ =-0.05 V, decreases from 420 mV/decade for  $V_{bg}$ =0 V to 360 mV/decade for  $V_{bg}$ = -1.5 V. The overall performance enhancement is primarily due to reduced  $R_s$  and  $R_c$  with applied  $V_{bg}$ , resulting in an increase in  $I_d$ .<sup>18</sup> This observation confirms that the performance of NW FETs with undoped S/D is significantly limited by the contact and series resistances.

In Fig. 3(a), we show the output (main panel) and subthreshold (inset) characteristics for a NW FET, where the subi-NW sections not covered by the top-gate were B-doped used to per-



FIG. 3. (Color online) (a)  $I_d$  vs  $V_d$  data measured at different  $V_g$  values for a Ge-Si<sub>x</sub>Ge<sub>1-x</sub> core-shell NW FET with doped S/D. Inset:  $I_d$  vs  $V_g$  measured at different  $V_d$  values for the same device. (b) The  $I_d$  vs  $V_d$  data of Fig. 2 measured at  $V_{bg}$ =0 V for a Ge-Si<sub>x</sub>Ge<sub>1-x</sub> core-shell NW FET with undoped S/D are shown for comparison. Inset:  $I_d$  vs  $V_g$  data of the same device. The devices of panels (a) and (b) have similar channel lengths,  $L_g$ =720 nm.

ing low (3 keV) energy ion implantation at a dose of 1  $\times 10^{15}$  cm<sup>-2</sup>. The NW diameter is 36 nm, and the device dimensions are  $L_g=720$  nm and  $L_s=850$  nm. The implantinduced damage in the Ge crystal structure can be removed after a short anneal at 400 °C, thanks to a faster defect removal and regrowth velocity than Si.<sup>19</sup> For the above implant conditions, we expect a doping concentration of  $10^{19}-10^{20}$  cm<sup>-3</sup> in the NW sections not covered by the topgate and a corresponding resistivity ( $\rho$ ) of  $2.56 \times 10^{-3} \pm 1.9$  $\times 10^{-4} \ \Omega \text{ cm.}^{17}$  Furthermore, the high B-doping level also translates into low Ni/NW specific contact resistivity values of  $1.1 \times 10^{-9} \pm 2.2 \times 10^{-10}$   $\Omega$  cm<sup>2</sup> and corresponding  $R_c$  values of  $300 \pm 200 \ \Omega$ .<sup>17</sup> Based on these data, the estimated value of external resistance  $R_s + R_c$  for the NW FET with B-doped S/D in Fig. 3(a) is  $21.7 \pm 1.8$  k $\Omega$ . The NW FET with doped S/D in Fig. 3(a) shows a maximum current of  $I_{\text{max}}=11 \ \mu\text{A}$  measured at  $V_{g}=-2.0 \text{ V}$  and a subthreshold slope of SS=270 mV/decade. The SS value is relatively high compared to the thermal limit of 60 mV/decade and could stem from a high interface trap density. The ON cur-

rent has a value  $I_{on}=2$   $\mu A$  at  $V_d=-1.0$  V, corresponding to an  $I_{\rm on}/I_{\rm off}$  ratio of ~200. For comparison, in Fig. 3(b) we show the output (main panel) and subthreshold (inset) characteristics for the NW FET with undoped S/D at  $V_{bg}=0$  V, examined in Fig. 2. Note that the two devices in Fig. 3 have similar  $L_{g}$  and  $L_{s}$  dimensions. Compared with the undoped S/D NW FET in Fig. 3(b), the  $I_{\text{max}}$  of the top-gated device with B-doped S/D is two orders of magnitude larger, and the  $I_{\rm on}/I_{\rm off}$  ratio shows a tenfold increase. Clearly, the device performance is enhanced after S/D B-doping. The device resistance  $R_m$  measured at  $V_g = -1.0$  V in the linear (small  $V_d$ ) regime is 130 k $\Omega$ . Using  $R_m = R_c + R_s + R_{ch}$  along with estimates for  $R_c$  and  $R_s$ ,  $R_{ch}$  is estimated to be ~108 k $\Omega$ . Thus,  $R_c$  and  $R_s$  are small relative to  $R_{ch}$ , and the operation of our Ge-Si<sub>x</sub>Ge<sub>1-x</sub> NW-FET is now primarily limited by  $R_{ch}$  rather than  $R_c$  and  $R_s$ . The corresponding effective mobility, extracted using the calculated gate capacitance per unit length of  $C_{\text{ox}} = 0.95 \text{ nF/m}$ , is  $\mu_{\text{eff}} = 60 \text{ cm}^2/\text{V} \text{ s}$ .

In summary, we demonstrate a dual-gated  $\text{Ge}-\text{Si}_x\text{Ge}_{1-x}$  core-shell NW-FET with B-doped S/D using ion implantation. The device shows an enhanced performance with respect to NW FETs with undoped S/D, thanks to reduced series and contact resistances combined with efficient carrier injection from the doped S/D.

We acknowledge I.B.M. T. J. Watson Research Center for support. This work was funded by DARPA under Contract Nos. HR0011-08-1-0050 and N66001-07-12013.

- <sup>1</sup>Y. Taur, C. H. Wann, and D. J. Frank, Tech. Dig. Int. Electron Devices Meet. **1998**, 789.
- <sup>2</sup>R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz, and M. Radosavljevic, IEEE Trans. Nanotechnol. 4, 153 (2005).
- <sup>3</sup>J. Goldberger, A. I. Hochbaum, R. Fan, and P. Yang, Nano Lett. 6, 973 (2006).
- <sup>4</sup>Y. Hu, J. Xiang, G. Liang, H. Yan, and C. M. Lieber, Nano Lett. **8**, 925 (2008).
- <sup>5</sup>J. W. Peng, S. J. Lee, G. C. Albert Liang, N. Singh, S. Y. Zhu, G. Q. Lo, and D. L. Kwong, Appl. Phys. Lett. **93**, 073503 (2008).
- <sup>6</sup>C. P. Auth and J. D. Plummer, IEEE Electron Device Lett. 18, 74 (1997).
  <sup>7</sup>D. Wang, Q. Wang, A. Javey, R. Tu, H. Dai, H. Kim, P. C. McIntyre, T.
- Krishnamohan, and K. C. Saraswat, Appl. Phys. Lett. 83, 2432 (2003). <sup>8</sup>S.-M. Koo, M. D. Edelstein, Q. Li, C. A. Richter, and E. M. Vogel,
- Nanotechnology 16, 1482 (2005). <sup>9</sup>J. Appenzeller, J. Knoch, E. Tutuc, M. Reuter, and S. Guha, Tech. Dig. -
- Int. Electron Devices Meet. **2006**, 555.
- <sup>10</sup>S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd ed. (Wiley, New York, 2006), Chap. 3.
- <sup>11</sup>O. Hayden, M. T. Björk, H. Schmid, H. Riel, U. Drechsler, S. F. Karg, E. Lörtscher, and W. Riess, Small 3, 230 (2007).
- <sup>12</sup>G. M. Cohen, M. J. Rooks, J. O. Chu, S. E. Laux, P. M. Solomon, J. A. Ott, R. J. Miller, and W. Haensch, Appl. Phys. Lett. **90**, 233110 (2007).
- <sup>13</sup>Y. Wang, T.-T. Ho, S. Dilts, K.-K. Lew, B. Liu, S. Mohney, J. Redwing, and T. Mayer, 64th IEEE Device Research Conference Technical Digest, 2006, p. 175.
- <sup>14</sup>J. Xiang, W. Lu, Y. Hu, Y. Wu, H. Yan, and C. M. Lieber, Nature (London) **441**, 489 (2006).
- <sup>15</sup>B. De Jaeger, R. Bonzom, F. Leys, O. Richard, J. Van Steenbergen, G. Winderickx, E. Van Moorhem, G. Raskin, F. Letertre, T. Billon, M. Meuris, and M. Heyns, Microelectron. Eng. **80**, 26 (2005).
- <sup>16</sup>A. Dimoulas, E. Gusev, P. C. McIntyre, and M. Heyns, *Advanced Gate Stacks for High-Mobility Semiconductors*, Springer Series in Advanced Microelectronics (Springer, New York, 2007).
- <sup>17</sup>J. Nah, K. Varahramyan, E.-S. Liu, S. K. Banerjee, and E. Tutuc, Appl. Phys. Lett. **93**, 203108 (2008).
- <sup>18</sup>E.-S. Liu, N. Jain, K. Varahramyan, J. Nah, S. K. Banerjee, and E. Tutuc, 66th IEEE Device Research Conference Technical Digest, 2008, p. 191.
- <sup>19</sup>A. Satta, E. Simoen, T. Clarysse, T. Janssens, A. Benedetti, B. De Jaeger,
- M. Meuris, and W. Vandervorst, Appl. Phys. Lett. 87, 172109 (2005).