Scaling Properties of Ge–Si $_x$ Ge $_{1-x}$ Core–Shell Nanowire Field-Effect Transistors

Junghyo Nah, *Student Member, IEEE*, En-Shao Liu, Kamran M. Varahramyan, *Student Member, IEEE*, Davood Shahrjerdi, Sanjay K. Banerjee, *Fellow, IEEE*, and Emanuel Tutuc, *Member, IEEE*

Abstract—We demonstrate the fabrication of high-performance Ge–Si_xGe_{1-x} core–shell nanowire (NW) field-effect transistors with highly doped source (S) and drain (D) and systematically investigate their scaling properties. Highly doped S and D regions are realized by low-energy boron implantation, which enables efficient carrier injection with a contact resistance much lower than the NW resistance. We extract key device parameters, such as intrinsic channel resistance, carrier mobility, effective channel length, and external contact resistance, as well as benchmark the device switching speed and ON/OFF current ratio.

Index Terms—Core–shell, field-effect transistor (FET), nanowire (NW), silicon–germanium.

I. INTRODUCTION

ECENT years have witnessed remarkable progress in Remerging research materials, such as semiconductor nanowires (NWs) or carbon nanotubes, as alternatives to conventional CMOS technology [1]-[5]. A key question with regard to such devices, relevant to both benchmarking potential application and gaining insight into fundamental electronic properties, is device performance scaling with channel length. For carbon nanotubes, it has experimentally been established that the nanotube resistance linearly scales with length for channel lengths larger than a few micrometers, where diffusive transport applies, and is independent of length for channel lengths smaller than 1 μ m, in the ballistic transport regime [4]. Here, we present the first scaling study of high-performance germanium (Ge)—silicon–germanium (Si_xGe_{1-x}) core–shell NW FETs with highly doped source (S) and drain (D). The highly doped (> 10^{20} cm⁻³) S and D, which are realized using boron (B) ion implantation, enable efficient carrier injection with a contact resistance much lower than the NW resistance. The NW FET resistance linearly scales with the channel length down to 300 nm, indicating that the transport in these NWs is diffusive at room temperature.

Semiconductor NWs enable the realization of novel device geometries, such as gate-all-around FETs, which allow for more energy-efficient electronics at a given switching speed,

J. Nah, E.-S. Liu, K. M. Varahramyan, S. K. Banerjee, and E. Tutuc are with the Microelectronics Research Center, The University of Texas at Austin, Austin, TX 78758 USA (e-mail: jnah@ieee.org; etutuc@mer.utexas.edu).

D. Shahrjerdi is with the IBM T. J. Watson Research Center, Yorktown Heights, NY 10598 USA.

Digital Object Identifier 10.1109/TED.2009.2037406

thanks to better electrostatic control of the channel [6]–[9]. Germanium and Ge-Si core-shell NWs have attracted interest as a platform for aggressively scaled FETs, due to Ge's higher carrier mobility than Si and its compatibility with CMOS technology [10]-[12]. A main, albeit mundane, obstacle that has often impeded both an accurate electrical characterization and the realization of high-performance devices using nanomaterials is carrier injection. Generally, NW FETs employ metal contacts at the S and D terminals [13], [14], which limit the device performance because of the Schottky barrier existing at the metal-semiconductor interface. Moreover, ambipolar behavior is usually observed in such devices. The contact material that provides low contact resistance and unipolar carrier injection should be highly conductive, with a Fermi level aligned with the NW conduction or valence band, depending on the carrier type to be injected. A highly doped section of the same NW satisfies these conditions. NW doping with axial modulation can be achieved via the vapor-solid-liquid (VLS) growth mechanism [15], thermal diffusion from a dopant-containing molecule [16], and ion implantation [17]-[20]. Ion implantation allows for accurate axial doping control along the NW and is widely used in existing CMOS technology. Here, we employ low-energy ion implantation to realize NW FETs with highly doped S and D.

II. FABRICATION OF Ge–Si_xGe_{1-x} CORE–SHELL NW FETs

Our samples consist of $Ge-Si_xGe_{1-x}$ epitaxial core-shell NWs. The core-shell NWs were grown in an ultrahigh-vacuum (UHV) chemical vapor deposition (CVD) chamber, via the VLS mechanism and using Au as a catalyst. First, the Ge core was grown at a total pressure of 5 torr and a wafer temperature of 285 °C using 60 sccm GeH₄ (10% diluted in He). Next, an *epitaxial* $Si_x Ge_{1-x}$ shell was grown in UHV conditions in the same chamber, by coflowing 7 sccm SiH₄ and 60 sccm of GeH₄ at a wafer temperature of 400 °C. Using transmission electron microscopy coupled with energy-dispersive X-ray spectroscopy we deduce the Si_xGe_{1-x} shell thickness of ~ 4 nm and a Si content in the shell of x = 0.3 [Fig. 1(b)]. The role of the $Si_x Ge_{1-x}$ shell is twofold. First, it acts as a passivation layer for the Ge surface, which is known to have a high density of interface traps in contact with a dielectric, and enables the realization of inversion layers in germanium. Second, due to a positive band offset between Si_xGe_{1-x} and the Ge valence band, it serves as a barrier and confines the holes in the Ge core. The UHV CVD in situ shell growth allows for the Si_xGe_{1-x} shell thickness and content to be

Manuscript received July 28, 2009; revised November 16, 2009. First published December 15, 2009; current version published January 22, 2010. This work was supported by the Defense Advanced Research Projects Agency under Contracts HR0011-08-1-0050 and N66001-07-12013. The review of this paper was arranged by Editor H. S. Momose.



Fig. 1. Top-gated Ge–Si_xGe_{1-x} NW FET. (a) Schematic representation of a top-gated Ge–Si_xGe_{1-x} NW FET and fabrication flow. (b) Transmission electron micrograph of a Ge–Si_xGe_{1-x} core–shell NW, evincing a singlecrystal shell epitaxially grown on the Ge core. (c) Scanning electron micrograph showing a top-gated NW FET device. The red regions represent the highly boron-doped NW sections.

engineered with minimum impurity incorporation. In particular, here we chose a reduced Si content, i.e., x = 0.3, to minimize the strain in the Ge–Si_xGe_{1-x} core–shell heterostructure while still maintaining the aforementioned interface passivation and hole confinement.

Fig. 1 shows a schematic of the top-gated NW FET with highly doped S and D [Fig. 1(a)], along with a transmission electron micrograph of the Ge–Si_xGe_{1-x} NW [Fig. 1(b)] and a scanning electron micrograph of the device [Fig. 1(c)]. The fabrication process flow is briefly described in the following. Post growth, the Ge-Si_xGe_{1-x} core-shell NWs were suspended in ethanol and dispersed onto a HfO₂ (10 nm)/Si (100 n-type) substrate. The wafer with dispersed NWs was then cleaned with a 2% hydrofluoric acid (HF) solution for 20 s and deionized water for 20 s for two cycles, before the gate oxide deposition. Next, a 9-nm-thick HfO₂ layer was deposited by atomic layer deposition at 250 °C. The equivalent oxide thickness of the deposited gate oxide was \sim 3.9 nm, evinced by the capacitance-voltage measurement on planar capacitors processed in parallel with the device. The gate electrode was defined by e-beam lithography (EBL), followed by 120 nm of tantalum nitride (TaN) deposition and liftoff. To remove resist residues, the device was cleaned with O₂ plasma for 10 s (50 W). The HfO₂ layer deposited on the S/D areas of the device was etched by diluted HF ($\sim 3\%$). Once the NW FET gate areas are defined, the samples are ion implanted with boron, which results in highly doped NW areas outside the TaN metal gate. The relatively thick TaN metal gate prevents the NW FET channel from B penetration. B-ion implantation was done at an ion energy of 3 keV, with a dose of 10^{15} cm⁻², and rotating 360° with 32° tilt during ion implantation. The devices then underwent a rapid thermal annealing process at 600 °C 5 min in an N_2 ambient to activate the implanted dopants. We expect that the implant-induced crystal damage in NWs be removed after activation annealing due to Ge's faster defect removal and regrowth velocity compared with Si [21]. Subsequently, the S/D contacts were defined by EBL, metal (Ni) deposition, and liftoff. A 1-min annealing process at 300 °C completes the NW FET fabrication. Based on a systematic study of the electronic properties (doping concentration and mobility) of B-implanted Ge–Si_xGe_{1-x} core–shell NWs, we expect a doping concentration of $10^{19}-10^{20}$ cm⁻³ in the B-ion-implanted sections of the NW, a NW resistivity of $2.6 \times 10^{-3} \pm 1.9 \times 10^{-4} \ \Omega \cdot$ cm, and a Ni-NW specific contact resistivity of $1.1 \times 10^{-9} \pm 2.2 \times 10^{-10} \ \Omega \cdot$ cm², corresponding to contact resistances of $300 \pm 200 \ \Omega$ [19]. This step is the key to enable efficient unipolar hole injection in the NW FETs, as well as low external contact resistance. To probe the scaling properties of Ge–Si_xGe_{1-x} NW FETs, we fabricated devices with different channel lengths, ranging from 300 nm to 1 μ m.

III. RESULTS AND DISCUSSION

To characterize the devices, we measure either the drain current (I_d) as a function of the drain bias (V_d) at a constant gate bias (V_q) (output characteristics) or I_d versus V_q at constant V_d values (transfer characteristics). Fig. 2 shows I_d versus V_d and I_d versus V_q data, measured for several Ge–Si_xGe_{1-x} NW FETs with different channel lengths (L_q) , from $L_q = 300$ nm to $L_q = 1 \ \mu m$. The NW diameters in these devices are similar, i.e., $d = 52 \pm 4$ nm. The drain current data normalized to the NW diameter d, namely, the output current per footprint, are shown on the right axis of the $I_d - V_d$ graphs to facilitate a comparison of the device characteristics. Two observations are apparent from the data in Fig. 2. First, the device characteristics clearly show unipolar behavior, in comparison with Schottky metal-semiconductor contact devices, which typically exhibit ambipolar behavior. Second, the maximum attainable I_d and transconductance values proportionally increase with decreasing L_g . As L_g decreases from 1 μ m to 300 nm, the maximum I_d measured at $V_d = V_g = -2.0$ V increases to 12, 22, and 45 μ A, corresponding to the normalized currents of 240, 420, and 800 $\mu A \cdot \mu m^{-1}$. The $I_d - V_g$ transfer characteristics measured at $V_d = -1.0$ V show peak transconductance values g_m of 6.1, 11.5, and 19.6 μ S with decreasing L_q from 1 μ m to 300 nm. We note that the gate leakage current is below 10 pA in all measurements.

A main finding of our study is summarized in Fig. 3. Here we show the total NW FET resistance R_m , measured at small V_d as a function of the geometric channel length L_q , and at different gate overdrive values $|V_q - V_t|$, from 0.5 to 2.0 V. V_t represents the NW FET threshold gate voltage at which the inversion charge density in the channel is zero. The hole density per unit length p in the NW FETs is related to the gate bias via: $p = C_{\text{ox}} \cdot |V_q - V_t| \cdot e^{-1}$, where C_{ox} is the topgate capacitance per unit length, and e is the electron charge. Fig. 3(a) shows that R_m , which is the sum of the channel resistance $R_{\rm ch}$ and the external S–D contact resistance $R_{\rm SD}$, is *linear* as a function of L_q for all $|V_q - V_t|$ values. While this is simply a restatement of Ohm's law, the data indicate that transport is diffusive in the Ge–Si_xGe_{1-x} core–shell NWs at room temperature and allows us to decouple the channel and external contact resistances. The linear fits to R_m versus L_g data at various $|V_g - V_t|$ values have a common intercept, which represents the external contact resistance R_{SD} and the channel length reduction ΔL , namely, the difference between the geometric gate length L_q and the effective channel length $L_{\rm eff}$ [22]. The data in Fig. 3(a) correspond to $R_{\rm SD} = 12.7 \text{ k}\Omega$ and $\Delta L = 43$ nm. We note that $R_{\rm SD}$ represents the sum of the



Fig. 2. Electrical characteristics of Ge–Si_xGe_{1-x} core–shell NW FETs at different gate lengths L_g . (a) $L_g = 300$ nm, d = 55 nm. (b) $L_g = 500$ nm, d = 49 nm. (c) $L_g = 1 \mu$ m, d = 48 nm. In each panel, the top (bottom) graphs show I_d versus V_d (I_d versus V_g) data, measured at constant V_g (V_d) values, as shown. The right y-axis of the top graphs show I_d normalized to the NW diameter.



Fig. 3. Channel length resistance scaling and effective mobility extraction. (a) Measured device resistance R_m at $V_d = -0.05$ V versus L_g . The common intercept determines both the S–D external resistance $R_{\rm SD} = 12.7$ k Ω and the effective channel length reduction $\Delta L = 43$ nm. (b) Total hole density versus gate voltage. The total hole density is the sum of the hole densities in the NW core and shell. (Inset) Schematic representation of the Ω -shape gate of Ge–Si_xGe_{1-x} NW FET). (c) Capacitance versus NW diameter. The capacitance values were calculated using the relation $C_{\rm ox} = e \cdot (dp/dV_g)$. (d) Effective mobility of the Ge–Si_xGe_{1-x} core–shell NW FETs for four different channel lengths as a function of gate overdrive.

NW resistances of the highly doped section not covered by the top gate and the metal–NW contact resistance.

To determine the effective mobility in our NW FETs the $C_{\rm ox}$ values are first self-consistently calculated using Sentaurus TCAD simulation (Synopsis). The device structure used in simulations is shown in Fig. 3(b) (inset). It consists of a Ge core

of varying size, a 4-nm-thick $Si_{0.3}Ge_{0.7}$ shell, and with a HfO₂ dielectric/TaN metal stack corresponding to the actual device. Applying a negative gate bias initially induces holes in the Ge core, and at a sufficiently large gate bias, holes start to populate the $Si_{0.3}Ge_{0.7}$ shell.

Fig. 3(b) shows an example of the hole densities in the core and shell calculated for a Ge-Si_{0.3}Ge_{0.7} core-shell with a 50nm diameter and a 4-nm-thick shell. We assumed an offset of 0.2 eV between Si_{0.3}Ge_{0.7} and Ge valence bands [23], [24]. Fig. 3(c) provides the results of the Ω -shape NW FET gate capacitance calculation. The total hole density per unit length in a Ge–Si_xGe_{1-x} NW for a given gate voltage is the sum of the carrier densities in the NW core and shell [Fig. 3(b)]. The *p*-values are related to C_{ox} and V_t by $e \cdot p = C_{\text{ox}} \cdot |V_q - V_t|$, where e is the electron charge. Thus, the total capacitance per unit length is extracted from the equation $C_{\text{ox}} = e \cdot (dp/dV_g)$. Fig. 3(c) shows the $C_{\rm ox}$ values calculated for NWs with different diameters. Using the intrinsic channel resistance $R_{\rm ch} =$ $R_m - R_{\rm SD}$ determined from Fig. 3(a), along with $C_{\rm ox}$, we then extract the *intrinsic* carrier mobility in the Ge–Si_xGe_{1-x} core-shell NWs. The mobility value is calculated using $\mu_{eff} =$ $L_{\rm eff} \cdot [R_{\rm ch} C_{\rm ox} (V_t - V_g - 0.5 V_d)]^{-1}$, with $V_d = -0.05$ V. The data in Fig. 3(d) show μ_{eff} as a function of $|V_q - V_t|$. The results in Fig. 3(d) reveal that the peak hole mobility ranges from 100 to 180 cm² \cdot (V \cdot s)⁻¹, which are values that are up to threefold higher than those of the Si p-MOSFETs with HfO2 gate dielectric [25].

Two main figures of merit for logic devices are the ONand OFF-state currents. The ON-state current $I_{\rm ON}$ determines the FET switching speed, whereas $I_{\rm OFF}$ determines the passive power consumed by a logic gate (e.g., an inverter). A high-speed low-power device should possess high $I_{\rm ON}$ and $I_{\rm ON}/I_{\rm OFF}$. To gauge these performance metrics for our Ge–Si_xGe_{1-x} core–shell NW FETs, we define the ON-state



Fig. 4. Intrinsic gate delay and subthreshold slope. (a) Intrinsic gate delay versus $I_{\rm ON}/I_{\rm OFF}$ ratio for different L_g values. (b) Subthreshold slope versus effective gate length.

current $I_{\rm ON}$ as the measured I_d at a gate bias $V_{\rm ON} = V_t +$ $(2/3)V_{\rm dd}$, as well as the OFF-state current $I_{\rm OFF}$ as the measured I_d at $V_g = V_{\text{OFF}} = V_t - (1/3)V_{\text{dd}}$; the drain bias in both cases is $V_d = V_{dd} = -1.0$ V. To estimate the switching speed in our devices, we employ the intrinsic gate delay τ , which is defined as $\tau = CV/I$, where C is the gate capacitance, $V = V_{dd} = -1.0$ V, and $I = I_{ON}$ [26]. Fig. 4(a) shows the relation between τ and the $I_{\rm ON}/I_{\rm OFF}$ ratio. Here, we define a window of $V_{\rm ON} - V_{\rm OFF} = V_{\rm dd} = -1$ V along the V_g axis to determine $I_{\rm ON}$ and $I_{\rm OFF}$. This graph illustrates the tradeoff between $I_{\rm ON}/I_{\rm OFF}$ and τ , and it shows that τ decreases as L_q is scaled down. The $I_{\rm ON}/I_{\rm OFF}$ ratio reaches a maximum of up to 10^4 , which is a tenfold higher value than previous results in Ge-Si core-shell NW FETs [12]. The subthreshold slope S, which is defined as $S = -[d(\log I_d)/dV_q]^{-1}$, for different channel lengths is shown in Fig. 4(b). These data show Svalues ranging from 150 to 190 mV \cdot dec⁻¹. The measured S values are higher than the thermal limit of 60 mV \cdot dec⁻¹, a finding that may be explained by a finite trap density at the dielectric-semiconductor interface. The S value increases as L_q is reduced, likely because of the short-channel effect. Finally, we note that the device performance can further be improved by optimizing the device fabrication process, namely, by reducing the nongated S and D regions, as well as by improving the dielectric quality.

IV. CONCLUSION

We have demonstrated high-performance $\text{Ge}-\text{Si}_x\text{Ge}_{1-x}$ core-shell NW FETs with highly doped S/D and systematically investigated their scaling properties. Our data allow us to extract key device parameters, such as intrinsic channel resistance, carrier mobility, effective channel length, and external contact resistance, as well as to benchmark the device switching speed and ON/OFF current ratio.

REFERENCES

- [1] S. Datta, T. Ashley, J. Brask, L. Buckle, M. Doczy, M. Emeny, D. Hayes, K. Hilton, R. Jefferies, T. Martin, T. J. Phillips, D. Wallis, P. Wilding, and R. Chau, "85 nm gate length enhancement and depletion mode InSb quantum well transistors for ultra high speed and very low power digital logic applications," in *IEDM Tech. Dig.*, 2005, pp. 783–786.
- [2] S.-H. Lee, Y. Jung, and R. Agarwal, "Highly scalable non-volatile and ultra-low-power phase-change nanowire memory," *Nature Nanotechnol.*, vol. 2, no. 10, pp. 626–630, Oct. 2007.

- [3] Y. Hu, J. Xiang, G. Liang, H. Yan, and C. M. Lieber, "Sub-100 nanometer channel length Ge/Si nanowire transistors with potential for 2 THz switching speed," *Nano Lett.*, vol. 8, no. 3, pp. 925–930, Mar. 2008.
- [4] M. S. Purewal, Y. Zhang, and P. Kim, "Unusual transport properties in carbon based nanoscale materials: Nanotubes and graphene," *Phys. Stat. Sol.* (B), vol. 243, no. 13, pp. 3418–3422, Sep. 2006.
- [5] S. J. Kang, C. Kocabas, T. Ozel, M. Shim, N. Pimparkar, M. A. Alam, S. V. Rotkin, and J. A. Rogers, "High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes," *Nature Nanotechnol.*, vol. 2, no. 4, pp. 230–236, Apr. 2007.
 [6] C. P. Auth and J. D. Plummer, "Scaling theory for cylindrical, fully de-
- [6] C. P. Auth and J. D. Plummer, "Scaling theory for cylindrical, fully depleted, surrounding-gate MOSFETs," *IEEE Electron Device Lett.*, vol. 18, no. 2, pp. 74–76, Feb. 1997.
- [7] N. Singh, A. Agarwal, L. K. Bera, T. Y. Liow, R. Yang, S. C. Rustagi, C. H. Tung, R. Kumar, G. Q. Lo, N. Balasubramanian, and D.-L. Kwong, "High-performance fully depleted silicon nanowire (diameter ≤ 5 nm) gate-all-around CMOS devices," *IEEE Electron Device Lett.*, vol. 27, no. 5, pp. 383–386, May 2006.
- [8] M. T. Björk, O. Hayden, H. Schmid, H. Riel, and W. Riess, "Vertical surround-gated silicon nanowire impact ionization field-effect transistors," *Appl. Phys. Lett.*, vol. 90, no. 14, p. 142 110, Apr. 2007.
- [9] Y. Jiang, T. Y. Liow, N. Singh, L. H. Tan, G. Q. Lo, D. S. H. Chan, and D.-L. Kwong, "Performance breakthrough in 8 nm gate length gate-allaround nanowire transistors using metallic nanowire contacts," in VLSI Symp. Tech. Dig., 2008, pp. 34–35.
- [10] D. Wang, Q. Wang, A. Javey, R. Tu, H. Dai, H. Kim, P. C. McIntyre, T. Krishnamohan, and K. C. Saraswat, "Germanium nanowire field-effect transistors with SiO₂ and high-κ HfO₂ gate dielectrics," *Appl. Phys. Lett.*, vol. 83, no. 12, pp. 2432–2434, Sep. 2003.
- [11] W. Lu, J. Xiang, B. P. Timko, Y. Mu, and C. M. Lieber, "One-dimensional hole gas in germanium/silicon nanowire heterostructures," *Proc. Nat. Acad. Sci.*, vol. 102, no. 29, pp. 10046–10051, Jul. 2005.
- [12] J. Xiang, W. Lu, Y. Hu, Y. Wu, H. Yan, and C. M. Lieber, "Ge/Si nanowire heterostructures as high-performance field-effect transistors," *Nature*, vol. 441, no. 7092, pp. 489–492, May 2006.
- [13] W. M. Weber, L. Geelhaar, A. P. Graham, E. Unger, G. S. Duesberg, M. Liebau, W. Pamler, C. Cheze, H. Riechert, P. Lugli, and F. Kreupl, "Silicon-nanowire transistors with intruded nickel-silicide contacts," *Nano Lett.*, vol. 6, no. 12, pp. 2660–2666, Dec. 2006.
- [14] S.-M. Koo, M. D. Edelstein, Q. Li, C. A. Richter, and E. M. Vogel, "Silicon nanowire as enhancement-mode Schottky barrier field-effect transistors," *Nanotechnology*, vol. 16, no. 9, pp. 1482–1485, Jun. 2005.
- [15] Y. Wang, T.-T. Ho, S. Dilts, K.-K. Lew, B. Liu, S. Mohney, J. Redwing, and T. Mayer, "Inversion-mode operation of thermallyoxidized modulation-doped silicon nanowire field effect devices," in *Proc. IEEE Device Res. Conf.*, 2006, pp. 175–176.
- [16] J. C. Ho, R. Yerushalmi, Z. A. Jacobson, Z. Fan, R. L. Alley, and A. Javey, "Controlled nanoscale doping of semiconductors via molecular monolayers," *Nat. Mater.*, vol. 7, no. 1, pp. 62–67, Jan. 2007.
- [17] G. M. Cohen, M. J. Rooks, J. O. Chu, S. E. Laux, P. M. Solomon, J. A. Ott, R. J. Miller, and W. Haensch, "Nanowire metal-oxidesemiconductor field effect transistor with doped epitaxial contact for source and drain," *Appl. Phys. Lett.*, vol. 90, no. 23, p. 233 110, Jun. 2007.
- [18] O. Hayden, M. T. Björk, H. Schmid, H. Riel, U. Drechsler, S. F. Karg, E. Lörtscher, and W. Riess, "Fully depleted nanowire field-effect transistor in inversion mode," *Small*, vol. 3, no. 2, pp. 230–234, Feb. 2007.
- [19] J. Nah, E.-S. Liu, D. Shahrjerdi, K. M. Varahramyan, S. K. Banerjee, and E. Tutuc, "Doping of Ge–Si_xGe_{1-x} core–shell nanowires using low energy ion implantation," *Appl. Phys. Lett.*, vol. 93, no. 20, p. 203 108, Nov. 2009.
- [20] J. Nah, K. Varahramyan, E.-S. Liu, S. K. Banerjee, and E. Tutuc, "Realization of dual-gated Ge–Si_xGe_{1-x} core–shell nanowire field effect transistors with highly doped source and drain," *Appl. Phys. Lett.*, vol. 94, no. 6, p. 063 117, Feb. 2008.
- [21] A. Satta, E. Simoen, T. Clarysse, T. Janssens, A. Benedetti, B. D. Jaeger, M. Meuris, and W. Vandervorst, "Diffusion, activation, and recrystallization of boron implanted in preamorphized and crystalline germanium," *Appl. Phys. Lett.*, vol. 87, no. 17, p. 172 109, Oct. 2005.
- [22] J. G. J. Chern, P. Chang, R. F. Motta, and N. Godinho, "A new method to determine MOSFET channel length," *IEEE Electron Device Lett.*, vol. EDL-1, no. 9, pp. 170–173, Sep. 1980.
- [23] M. M. Rieger and P. Vogl, "Electronic-hand parameters in strained Si_{1-x}Ge_x alloys on Si_{1-y}Ge_y substrates," *Phys. Rev. B, Condens. Matter*, vol. 48, no. 19, pp. 14 276–14 287, 1993.
- [24] F. Schäffler, "High-mobility Si and Ge structures," Semicond. Sci. Technol., vol. 12, no. 12, pp. 1515–1549, Dec. 1997.

- [25] R. Chau, S. Datta, M. Doczy, B. Doyle, J. Kavalieros, and M. Metz, "High-κ/metal-gate stack and its MOSFET characteristics," *IEEE Electron Device Lett.*, vol. 25, no. 6, pp. 408–410, Jun. 2004.
- [26] R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz, and M. Radosavljevic, "Benchmarking nanotechnology for high-performance and low-power logic transistor application," *IEEE Trans. Nanotechnol.*, vol. 4, no. 2, pp. 153–158, Mar. 2005.



Junghyo Nah (S'09) received the B.S. degree in electrical engineering from Ajou University, Suwon, Korea, in 2005 and the M.S. degree in electrical and computer engineering from The University of Texas at Austin in 2007. He is currently working toward the Ph.D. degree with The University of Texas at Austin. His current research interests include novel semi-

His current research interests include novel semiconductor nanowire field-effect transistors and tunneling field-effect transistors.



En-Shao Liu received the B.S. degree in electrical engineering from National Taiwan University, Taipei, Taiwan, in 2004 and the M.S. degree in electrical and computer engineering from The University of Texas at Austin in 2008. He is currently working toward the Ph.D. degree with The University of Texas at Austin.

His research interests include the development of next-generation electronic devices and spin transport in semiconductor nanowires.



Kamran M. Varahramyan (S'03) received the B.S. degree in electrical engineering from Louisiana Tech University, Ruston, in 2006 and the M.S. degree from The University of Texas at Austin in 2008. He is currently working toward the Ph.D. degree in electrical engineering solid-state electronics with The University of Texas at Austin.

His research interests include the growth and characterization of semiconductor nanowires and the development of nanowire devices.



Davood Shahrjerdi received the B.S. and M.S. degrees from the University of Tehran, Tehran, Iran, and the Ph.D. degree in electrical and computer engineering from The University of Texas at Austin in 2008.

He is currently a Research Scientist with the IBM T. J. Watson Research Center, Yorktown Heights, NY.



Sanjay K. Banerjee (S'80–M'83–SM'89–F'96) received the B.Tech. degree in electrical engineering from the Indian Institute of Technology (IIT), Kharagpur, India, in 1979 and the M.S. and Ph.D. degrees in electrical engineering from the University of Illinois at Urbana-Champaign in 1981 and 1983, respectively.

From 1983 to 1987, he was a Member of Technical Staff with the Corporate Research, Development and Engineering, Texas Instruments Incorporated, Dallas, where he worked on polysilicon transistors

and dynamic random access trench memory cells used by Texas Instruments in the world's first 4-Mb DRAM. He was an Assistant Professor from 1987 to 1990, an Associate Professor from 1990 to 1993, and has been a Professor since 1993 with The University of Texas at Austin, where he is currently the Cockrell Family Regents Chair Professor of electrical and computer engineering and the Director of the Microelectronics Research Center. He is also the Director of the South West Academy of Nanoelectronics, one of the three centers in the U.S. to develop a replacement for MOSFETs. He has more than 700 archival refereed publications/talks and seven books/chapters. He is the holder of 26 U.S. patents. He has supervised more than 50 Ph.D. and 60 M.S. students. He is active in ultrahigh-vacuum chemical vapor deposition for silicon–germanium–carbon heterostructure MOSFETs and nanostructures. He is also interested in the areas of ultrashallow junction technology and semiconductor device modeling.

Dr. Banerjee is a Fellow of the American Association for the Advancement of Science and the American Physical Society. He was a Distinguished Lecturer for the IEEE Electron Devices Society and the General Chair of the IEEE Device Research Conference in 2002. He was a corecipient of the Best Paper Award at the IEEE International Solid State Circuits Conference in 1986. He was the recipient of the Engineering Foundation Advisory Council Halliburton Award in 1991, the Texas Atomic Energy Fellowship in 1990–1997, the Cullen Professorship in 1997–2001, the NSF Presidential Young Investigator Award in 1988, the SRC Inventor Recognition Award in 2000, the IEEE Millennium Medal in 2000, the ECS Callinan Award in 2003, the Industrial R&D 100 Award (with N. Singh) in 2004, the Distinguished Alumnus Award from IIT in 2005, and Hocott Research Award from The University of Texas at Austin in 2007.



Emanuel Tutuc (M'07) received the B.S. degree in physics from Ecole Normale Supérieure, University of Paris, Paris, France, in 1997 and the M.S. degree in electrical engineering and the Ph.D. degree in physics from Princeton University, Princeton, NJ, in 1999 and 2004, respectively.

From 2004 to 2006, he held research positions with Princeton University and IBM T. J. Watson Research Center. Since 2006, he has been with the Department of Electrical Engineering and Microelectronics Research Center, The University of

Texas at Austin. His current research interests include electronic properties of quantum-confined systems, novel semiconductor materials and devices, and chemical vapor deposition.

Dr. Tutuc was the recipient of the 2009 NSF CAREER Award, the 2008 DARPA Young Faculty Award, and the Charlotte Elizabeth Procter Fellowship (Princeton).