

Vertical Flash Memory Cell With Nanocrystal Floating Gate for Ultradense Integration and Good Retention

Joy Sarkar, Sagnik Dey, Davood Shahrjerdi, and Sanjay K. Banerjee, *Fellow, IEEE*

Abstract—We demonstrate a new vertical (3-D) Flash memory transistor cell with nanocrystals as the floating gate on the sidewalls that can form a high-retention ultrahigh density memory array. This scalable vertical cell architecture can allow a theoretical maximum array density of $1/(4F^2)$, where F is the minimum lithographic pitch, thus circumventing the integration density limitations of conventional planar Flash memory arrays. Discrete SiGe nanocrystals that are grown by conformal chemical vapor deposition process on the pillar sidewalls form the floating gate and render excellent retention properties at room temperature and at 85 °C. The cell shows a large memory window of ~ 1 V and endurance of more than 10^5 cycles.

Index Terms—Flash, memory, nanocrystal, pillar, retention, sidewall, vertical.

I. INTRODUCTION

CONVENTIONAL planar Flash memory technology is widely considered to be facing serious challenges with integration density beyond the 45-nm technology node due to its large cell size, high applied voltages/fields for program/erase operations, and requirements on dielectric quality [1]. The fundamental physical limitations that are imposed by the high voltages in a scaled planar Flash transistor make it attractive to explore various 3-D cell architectures that can allow higher integration densities without compromising electrical reliability [2]. A pillar-shaped cell design is particularly suited to this end as it allows fabricating an inherently scalable cross-point array. Fabricated at the intersection of the bitlines and wordlines, each vertical cell can occupy an area nearly as small as $4F^2$ (F is the minimum lithographic pitch), with the array integration density scaling limited generally by the available lithographic capability [3]–[7].

Scaling the dielectric film thicknesses must be done concomitantly with scaling transistor dimensions to mitigate short-channel effects, which however compromises charge retention in an aggressively scaled memory cell with a con-

tinuous polysilicon floating gate. The use of nanocrystals as the floating gate circumvents charge-leakage issues because discrete nanocrystals provide immunity to local oxide defects, and Coulomb blockade and confinement effects on the stored electrons aid in the retention [8]. The use of thinner dielectrics also enables lower power operation and/or higher program/erase speed by virtue of stronger electrical coupling between the control gate, floating gate, and channel. In turn, the lower power requirements also allow reduction of memory module dimensions by almost half [9]. Additionally, integration of nanocrystal Flash to standard CMOS processing has been shown to require only 4 additional mask steps compared to the 11 steps that are required by continuous-gate Flash, rendering the former more attractive for CMOS/embedded process integration [9].

The motivation behind this letter is therefore to explore and demonstrate the vertical structure and nanocrystal charge storage in the same cell to circumvent the integration density limitations of planar Flash memory technology. First, the separate advantages of the twin concepts that are outlined previously are amalgamated in the vertical nanocrystal floating-gate Flash cell. Moreover, when scaled to dimensions of sub-100 nm, despite the smaller overall cell size, the device can benefit from enhanced drive current by virtue of larger channel width and fully depleted body, implying a faster read operation. The larger width would also help lower cell-to-cell variability of the threshold voltage, which is a manufacturing concern for planar nanocrystal Flash [10]. A larger memory window and enhanced retention properties resulting from the “classical bottleneck effect” and quantum confinement effects of an ultranarrow channel are also expected benefits in a scaled implementation of this design [11]. Finally, doping profile engineering and/or SiGe incorporation in the channel for channel-initiated secondary electron programming are potential advantages, making this cell design attractive for future scaling of Flash memory technology [12].

II. FABRICATION

Photolithographic patterning and reactive ion etching (RIE) vertical rectangular mesas on p-type $\langle 100 \rangle$ -oriented Si wafers formed the basis of the gate-all-around transistors with sidewall channel (Fig. 1). Various channel lengths were defined by the time of etch (and subsequent implantation energy), while the gate area was lithographically defined. RIE sidewall damage was minimized with sacrificial (in the range of 4–10 nm)

Manuscript received February 1, 2007; revised February 15, 2007. This work was supported in part by the Department of Energy, by the Defense Advanced Research Projects Agency, by the Micro-Electronics Advanced Research Corporation, and by the National Science Foundation Nanoscale Interdisciplinary Research Team programs. The review of this letter was arranged by Editor S. Chung.

The authors are with the Microelectronics Research Center and the Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX 78758 USA (jsarkar@ece.utexas.edu).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2007.895445




Fig. 1. Schematic side view of the vertical Flash transistor. (inset) Scanning electron micrograph of a cell (isometric view).




Fig. 2. $1 \times 1 \mu\text{m}^2$ AFM scan of SiGe nanocrystals on planar oxidized Si surface. The nanocrystal size, density, and distribution are expected to be similar on the oxidized sidewalls as they are self-assembled by Volmer-Weber growth in a conformal CVD process (obviously, gravitational forces are irrelevant here).

thermal oxidation and dilute-HF etch step, followed by sacrificial protective low-pressure chemical vapor deposition (LPCVD) of silicon nitride layer on sidewalls. The wafers were then implanted with phosphorus (in the range of 15–20 keV with 7° tilt and 90° rotation) to form the drain at the top of the mesa and the self-aligned source at the base. The subsequent conformal growth of the gate stack on the sidewalls included a 4.5-nm thermal (tunnel) oxide, rapid thermal chemical vapor deposition (CVD)-grown SiGe nanocrystals, followed by 15 nm of LPCVD control oxide. The self-assembled nanocrystals/quantum-dots, which are characterized on the planar surface with atomic force microscopy (AFM)




Fig. 3. Transconductance in programmed/erased states ($\pm 10\text{-V}$ 100-ms Fowler-Nordheim (F-N) tunneling program/erase) (Mesa height = $0.9 \mu\text{m}$, width = $30 \mu\text{m}$, $T_{\text{Tox}} = 4.5 \text{ nm}$, $T_{\text{Cox}} = 15 \text{ nm}$).




Fig. 4. Memory retention characteristics of virgin devices (solid symbols/left axis) at room temperature and (hollow symbols/right axis) at 85°C , with $\pm 8\text{-V}$ 100-ms F-N tunneling program/erase.

(Fig. 2) had diameters in the range of 7–10 nm and a density of $\sim 10^{11} \text{ cm}^{-2}$, and contained 16% Ge in Si. With a narrower band gap compared to Si, SiGe provides a deeper quantum well for the stored charge while allowing a low-thermal budget (120 s at 520°) and fully silicon-compatible growth process [13]. The gate polysilicon layer was deposited by LPCVD, implanted, and etched to form the gate electrode. After depositing an isolation oxide, electrical contacts to the drain at the mesa top, the source at the mesa base, the substrate on the back side of the wafer, and the gate on the sidewalls were finally formed by aluminum sputtering.

III. RESULTS AND DISCUSSION

The transconductance of a Flash memory transistor is presented in Fig. 3. The devices were programmed and erased with $\pm 10\text{-V}$ 100-ms pulses, whereby a large memory window = 1 V is observed. Memory (charge) retention characteristics at room temperature and at 85°C are presented in Fig. 4, where a stable and wide memory window is seen to be maintained. Fig. 5 shows that the device endures for more than 10^5 cycles, although the memory window degrades beyond 10^4 cycles and gradually closes up. Control devices that are fabricated without the nanocrystals showed a much smaller ($\sim 0.1 \text{ V}$) hysteresis,




Fig. 5. Endurance of more than 10^5 cycles (± 10 -V 100-ms F-N tunneling program/erase). The relatively higher pulse amplitude that was applied, while maximally stressing the device, was most likely also responsible for electron trapping in the control oxide, causing the relatively higher threshold voltages.

implying that charge storage is indeed in the nanocrystals. As Puzzilli and Irrera have shown, the memory window movement and closure is most likely caused by gradual oxide degradation from generation and filling of traps with the tunneling program/erase stress of “standard cycling,” during endurance testing [14], [15]. Optimization of control oxide quality and the pulsing scheme of endurance testing can possibly yield superior endurance characteristics.

IV. CONCLUSION

A vertical Flash memory architecture with nanocrystal floating gate is demonstrated as a possible pathway for continuing integration density enhancement of Flash memory technology. The vertical transistor design with its inherent advantages over the planar device is particularly suitable for Flash memory applications where a bank of identically sized cells is fabricated to form a regular array. The nanocrystal floating gate complements the dimensional scaling by providing excellent retention properties in spite of thinner dielectrics in the gate stack, helping circumvent the dimensional-scaling limitations of conventional planar Flash memory technology.

REFERENCES

- [1] G. Atwood, “Future directions and challenges for ETOX Flash memory scaling,” *IEEE Trans. Device Mater. Rel.*, vol. 4, no. 3, pp. 301–305, Sep. 2004.
- [2] D. Park, K. Kim, and B. I. Ryu, “3-dimensional nano-CMOS transistors to overcome scaling limits,” in *Proc. Solid-State and Integr. Circuits Technol.*, 2004, vol. 1, pp. 35–40.
- [3] H. Pein and J. D. Plummer, “A 3-D sidewall Flash EPROM cell and memory array,” *IEEE Electron Device Lett.*, vol. 14, no. 8, pp. 415–417, Aug. 1993.
- [4] H. Pein and J. D. Plummer, “Performance of the 3-D PENCIL Flash EPROM cell and memory array,” *IEEE Trans. Electron Devices*, vol. 42, no. 11, pp. 1982–1991, Nov. 1995.
- [5] H. I. Hanafi, S. Tiwari, S. Burns, W. Kocon, A. Thomas, N. Garg, and K. Matshushita, “A scalable low power vertical memory,” in *IEDM Tech. Dig.*, 1995, pp. 657–660.
- [6] T. Endoh, K. Kinoshita, T. Tanigami, Y. Wada, K. Sato, K. Yamada, T. Yokoyama, N. Takeuchi, K. Tanaka, N. Awaya, K. Sakiyama, and F. Masioka, “Novel ultrahigh-density Flash memory with a stacked-surrounding gate transistor (S-SGT) structured cell,” *IEEE Trans. Electron Devices*, vol. 50, no. 4, pp. 945–951, Apr. 2003.
- [7] D. Lee, F. Tsui, J.-W. Yang, F. Gao, W.-J. Lu, Y. Lee, C.-T. Chen, V. Huang, P.-Y. Wang, M. H. Liu, H. C. Hsu, S. Chang, S. Y. Chang, H. Van Tran, J. Frayer, Y.-W. Hu, B. Yeh, and B. Chen, “Vertical floating-gate $4.5F^2$ split-gate NOR Flash memory at 110 nm node,” in *VLSI Symp. Tech. Dig.*, 2004, pp. 72–73.
- [8] H. I. Hanafi, S. Tiwari, and I. Khan, “Fast and long retention-time nano-crystal memory,” *IEEE Trans. Electron Devices*, vol. 43, no. 9, pp. 1553–1558, Sep. 1996.
- [9] R. Muralidhar, R. F. Steimle, M. Sadd, R. Rao, C. T. Swift, E. J. Prinz, J. Yater, L. Grieve, K. Harber, B. Hradsky, S. Straub, B. Acred, W. Paulson, W. Chen, L. Parker, S. G. H. Anderson, M. Rossow, T. Merchant, M. Paransky, T. Huynh, D. Hadad, K.-M. Chang, and B. E. White, Jr., “A 6 V embedded 90 nm silicon nanocrystal nonvolatile memory,” in *IEDM Tech. Dig.*, 2003, pp. 26.2.1–26.2.4.
- [10] H. Silva, M. K. Kim, A. Kumar, U. Avci, and S. Tiwari, “Few electron memories: Finding the compromise between performance, variability and manufacturability at the nano-scale,” in *IEDM Tech. Dig.*, 2003, pp. 10.5.1–10.5.4.
- [11] M. Saitoh, E. Nagata, and T. Hiramoto, “Effects of ultra-narrow channel on characteristics of MOSFET memory with silicon nanocrystal floating gates,” in *IEDM Tech. Dig.*, 2002, pp. 181–184.
- [12] D. L. Kencke, X. Wang, Q. Ouyang, S. Mudanai, A. Tasch, Jr., and S. K. Banerjee, “Enhanced secondary electron injection in novel SiGe Flash memory devices,” in *IEDM Tech. Dig.*, 2000, pp. 105–108.
- [13] D.-W. Kim, S. Huang, T. F. Edgar, and S. Banerjee, “Characterization in SiGe quantum dots on SiO₂ and HfO₂ grown by rapid thermal chemical vapor deposition for nanoelectronic devices,” *J. Electrochem. Soc.*, vol. 150, no. 4, pp. G240–G243, 2003.
- [14] G. Puzzilli and F. Irrera, “Data retention of silicon nanocrystal storage nodes programmed with short voltage pulses,” *IEEE Trans. Electron Devices*, vol. 53, no. 4, pp. 775–781, Apr. 2006.
- [15] N. Bhat, P. P. Apte, and K. Saraswat, “Charge trap generation in LPCVD oxides under high field stressing,” *IEEE Trans. Electron Devices*, vol. 43, no. 4, pp. 554–560, Apr. 1996.