



How to report and benchmark emerging field-effect transistors

Zhihui Cheng ^{1,2} [∞], Chin-Sheng Pang ², Peiqi Wang³, Son T. Le^{1,4}, Yanqing Wu ⁵, Davood Shahrjerdi ^{6,7}, Iuliana Radu⁸, Max C. Lemme^{9,10}, Lian-Mao Peng ¹¹, Xiangfeng Duan ³, Zhihong Chen ², Joerg Appenzeller ², Steven J. Koester ¹², Eric Pop ¹³, Aaron D. Franklin ^{14,15} [∞] and Curt A. Richter ^{1∞}

The use of organic, oxide and low-dimensional materials in field-effect transistors has now been studied for decades. However, properly reporting and comparing device performance remains challenging due to the interdependency of multiple device parameters. The interdisciplinarity of this research community has also led to a lack of consistent reporting and benchmarking guidelines. Here we propose guidelines for reporting and benchmarking key field-effect transistor parameters and performance metrics. We provide an example of this reporting and benchmarking process using a two-dimensional semiconductor field-effect transistor. Our guidelines should help promote an improved approach for assessing device performance in emerging field-effect transistors, helping the field to progress in a more consistent and meaningful way.

esearch into field-effect transistors (FETs) based on emerging nanomaterials—including carbon nanotubes^{1,2}, graphene³, phosphorene⁴, silicene⁵, tellurene⁶, transition metal dichalcogenides⁷⁻⁹, organic semiconductors^{10,11} and ultrathin metal oxides¹²—is thriving. Such studies allow the fundamental properties of the materials to be explored, and may lead to the development of various commercial applications. However, effectively and uniformly assessing the performance of emergent FETs is difficult due to the dependence of performance metrics on unique aspects of the device structure (Fig. 1a)¹³.

The structural parameters that influence device performance include channel length (L_{ch}) and contact length (L_c) , gate insulator thickness ($t_{\rm ins}$) and permittivity ($\epsilon_{\rm ins}$), contact metal types, the thickness of the channel material (t_{ch}) and the gating scheme (for example, top, bottom, gate-all-around, multi-channel). Performance metrics include on current (I_{on}) , off current (I_{off}) , the I_{on}/I_{off} ratio, contact resistance (R_c) , transconductance (g_m) , subthreshold swing (SS), channel mobilities and drain-induced barrier lowering (DIBL). Although the different studies reported in the literature often include some of these benchmarking figures, they struggle to capture the myriad variables, making comparisons inaccurate or even biased at times. In addition, the emerging device community consists of researchers from disparate disciplines—including electrical engineering, chemistry, materials science and physics—which also makes consistent reporting and benchmarking challenging. In this Perspective we examine the challenges involved in assessing the operation and performance of FETs based on emerging materials, and provide guidelines on how to report and benchmark the devices.

Field-effect transistor structure and key parameters

In a FET, the structural parameters determine the electric fields and the eventual device performance (Fig. 1a). The subthreshold, transfer and output characteristics presented in Fig. 1b–d are the most common I–V (current–voltage) curves to capture device performance. Plotting the log of the drain current ($I_{\rm D}$) as a function of gate–source voltage ($V_{\rm GS}$) highlights the subthreshold (that is, off state) device behaviour. In contrast, transfer characteristics plot $I_{\rm D}$ versus $V_{\rm GS}$ on a linear scale and emphasize the device behaviour after $V_{\rm GS}$ exceeds the threshold voltage ($V_{\rm T}$), where the device is in the on state. Ideally, the gate leakage current ($I_{\rm G}$) versus $V_{\rm GS}$ should be plotted on the subthreshold plot as well.

The I_D - V_{GS} sweeps in Fig. 1b,c should be conducted at both 'small' and 'high' drain-source voltage ($V_{\rm DS}$) values to characterize device operation in both the linear and saturation regimes. We note that the small $V_{\rm DS}$ value should be sufficiently small to ensure linear-regime operation, but greater than $\sim 2k_{\rm B}T$ (where $k_{\rm B}$ is the Boltzmann constant and T is the absolute temperature, that is, ~50 mV at room temperature) to ensure that the subthreshold behaviour (here, in particular, DIBL, $\partial V_T/\partial V_{DS}$) is not misinterpreted due to thermal injection of carriers from the drain. These curves enable easy extraction of DIBL to demonstrate how V_{DS} impacts V_T . The transfer characteristics should be acquired with forwards and backwards sweeps, checking for the presence of any hysteresis due to charge trapping¹⁴. When comparing the hysteresis from different devices, precise measurement conditions such as sweep rates, hold times and maximum bias voltages should be listed, as these parameters influence hysteresis. If hysteresis exists, it

Nanoscale Device Characterization Division, National Institute of Standards and Technology, Gaithersburg, MD, USA. ²Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA. ³Department of Chemistry and Biochemistry, University of California, Los Angeles, Los Angeles, CA, USA. ⁴Theiss Research, La Jolla, CA, USA. ⁵School of Integrated Circuits, Peking University, Beijing, China. ⁶Electrical and Computer Engineering, New York University, Brooklyn, NY, USA. ⁷Center for Quantum Phenomena, Physics Department, New York University, New York, NY, USA. ⁸IMEC, Leuven, Belgium. ⁹RWTH Aachen University, Chair of Electronic Devices, Aachen, Germany. ¹⁰AMO GmbH, Advanced Microelectronic Center Aachen, Aachen, Germany. ¹¹Key Laboratory for the Physics and Chemistry of Nanodevices and Center for Carbon-based Electronics, Department of Electronics, Peking University, Beijing, China. ¹²Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA. ¹³Department of Electrical Engineering, Stanford University, Stanford, CA, USA. ¹⁴Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA. ¹⁵Department of Chemistry, Duke University, Durham, NC, USA. ¹⁶Department of Chemistry, Duke University, Durham, NC, USA. ¹⁸Department o




Fig. 1 Basic device structure and electrical characteristics. a, Diagram of a typical nanomaterial-based n-type FET, highlighting the structure parameters and electric fields. TMD, transition metal dichalcogenide; W_{chv} channel width; L_{chv} channel length; L_{cv} contact length; t_{chv} channel material thickness; t_{insr} gate insulator thickness; E_{gatev} vertical electric field at the source end; E_{chv} the channel electric field between source and drain. **b,c**, Subthreshold (**b**) and transfer (**c**) (I_D – V_{CS}) curves of an n-type FET under different V_{DS} voltages. Representative curves are shown for a single sweep in **b**, but forwards and backwards sweeps of V_{CS} should be collected to determine hysteresis, as shown in **c**. The gate leakage current is also shown in **b**. **d**, Output (I_D – V_{DS}) curves of the device, with the three main operation regimes labelled 16 . V_{CS} is sweept from low to high in steps of ΔV_{CS} , v_{sat} is the saturation velocity of carriers in the channel material. I_{sat} scales as V_{OV}^2 in the classical pinch-off regime, but only linearly with V_{OV} when the velocity saturates. Self-heating could render this increase even sublinear $I_{SS}^{16,54}$. Note that V_{DS} is the supply voltage for the transistor (that is, the target maximum voltage of operation for both V_{DS} and V_{CS}^2).

should be accounted for in the analysis of $V_{\rm T}$ uncertainty and other device parameters that depend on $V_{\rm T}$.

In the output characteristics (Fig. 1d), three main operation regimes are highlighted. The linear regime is characterized by the linear increase of $I_{\rm D}$ with both $V_{\rm DS}$ and $V_{\rm GS}$. After $V_{\rm DS}$ surpasses the overdrive voltage ($V_{\rm OV}\!=\!V_{\rm GS}\!-\!V_{\rm T\!P}$ for n-channel FETs), $I_{\rm D}$ starts to saturate to $I_{\rm sat}$, which could (based on the classical FET model 15) increase quadratically with $V_{\rm OV}$ in the pinch-off regime and linearly with $V_{\rm OV}$ in the velocity saturation regime 16 . Note that the linear regime may present as nonlinear (often exponential) in the event of poor carrier injection at the contacts, such as from large Schottky barriers.

Multiple performance parameters can be extracted from the I-Vcurves in Fig. 1b-d. The most important performance metrics are the currents, which must be reported normalized by the channel width, W_{ch} (for example, in units of $\mu A \mu m^{-1}$). For one-dimensional (1D) or quasi-1D devices, it is common to first report the current per carbon nanotube (CNT)/nanowire/nanosheet stack. The current can then be normalized to units of μA μm⁻¹ by considering the expected channel density and pitch of the channel material (for example, 10 µA per CNT with 50 CNTs µm⁻¹, giving 500 µA µm⁻¹), because the aerial footprint of the device is a critical aspect of performance. When extracting $I_{\rm on}$ and $I_{\rm off}$ from these I-V curves, in a simplified scenario, $I_{\rm off}$ is the $I_{\rm D}$ measured at $V_{\rm GS}\!=\!0$ and $V_{\rm DS}\!=\!V_{\rm DD}$, whereas I_{on} is the I_{D} measured at $V_{\text{GS}} = V_{\text{DS}} = V_{\text{DD}}$. Here, V_{DD} is the voltage that would be supplied to operate the transistors. (For mainstream silicon technology, $V_{\rm DD}$ dropped to 1 V near 2010 and to 0.7 V in recent years¹⁷.) For modern technologies, the exact value of $V_{\rm DD}$

depends on the application. For example, if the emergent transistor is used as an access transistor in a dynamic random-access memory (DRAM), then its $V_{\rm DD}$ will be a small value to ensure linear-regime operation in the on state. Reported emergent devices often do not have threshold voltages tuned such that $V_{\rm GS}\!=\!0$ is a sensible off state; additionally, there is often not a well-defined $V_{\rm DD}$ value due to the wide variety of device structural parameters. We hence suggest extracting the maximum and minimum $I_{\rm D}$ ($I_{\rm max}$ and $I_{\rm min}$) from a typical subthreshold curve and reporting the $I_{\rm max}/I_{\rm min}$ ratios when $V_{\rm DS}$ is biased in both the linear and saturation regimes. A more detailed description on reporting and benchmarking $I_{\rm max}/I_{\rm min}$ is provided in Supplementary Note 1.

When reporting the I_{sat} of a device, it is necessary to note the carrier density n at which the $I_{\rm sat}$ is extracted. Ideally, the Hall effect is used to measure the carrier density for the channel material, but for most researchers in the FET community, more accessible approaches are needed that do not require specially designed test structures. In the linear regime, the average carrier density can be estimated as $n \approx C_{\text{ins}} (V_{\text{OV}} - V_{\text{DS}}/2)/q$, where C_{ins} is the gate insulator capacitance and q is the elementary charge; however, in the saturation regime, the depletion region in the channel complicates the estimation. The carrier density near the source side is the same for both the linear and saturation regimes. For convenience and simplicity, we recommend clearly labelling the carrier density near the source as n_s (= $C_{ins}V_{OV}/q$) and using this value for both operation regimes. To determine V_{OV} , V_{T} is usually estimated using extrapolation in the linear portion of the transfer curve, as listed in Table 1. Other methods, such as constant-current¹⁸, Y-function

PERSPECTIVE NATURE ELECTRONICS

Name	Characteristics	Additional details
Structural parameters	Contact length, $L_{\rm c}$ Channel length, $L_{\rm ch}$ Channel width, $W_{\rm ch}$ Insulator thickness, $t_{\rm ins}$ Channel thickness, $t_{\rm ch}$	Specify contact and gating geometry/materials; include high-resolution electron microscopy evidence when reporting sub-20-nm dimensions (especially for $L_{\rm c}$ and $L_{\rm ch}$)
Insulator capacitance, C _{ins}	Capacitance-voltage or capacitance-frequency	Measured $C_{\rm ins}$ is more accurate than estimating $\epsilon_{\rm ins}$ especially when a high- k insulator is used
Threshold voltage, $V_{\rm T}$, and hysteresis, $\Delta V_{\rm T}$	Extrapolation in the linear portion of the transfer curve ¹⁸	 I_D-V_{GS} should have forwards and backwards sweeps Consider V_T uncertainty due to hysteresis (charge trapping), the dependence of V_{DS} and I-V sweeps (Supplementary Note 2)
Drain current in saturation regime, $I_{\rm sat}$	$I_{\rm D}$ - $V_{\rm DS}$ (saturation regime)	 Sweep I_D-V_{DS} to the saturation regime Specify carrier density where I_{sat} is extracted Normalized by channel width
Contact resistance, R _c	Transfer length method (TLM) ²² (Supplementary Note 3)	 Linear regime (small V_{DS}) Specify carrier density n_S or plot R_c versus n_S TLM should have at least four channels and include at least one each of contact and channel resistance-dominated devices
Conductivity mobility, μ_{con}	$\frac{1}{qn_{ m S}R_{ m sh}}$	• $R_{\rm sh}$ is extracted from the slope of TLM plots or from four-probe measurements ²¹ (units: $\Omega\Box^{-1}$) • Carrier density near the source: $n_{\rm S} \approx C_{\rm ins} V_{\rm OV}/q$ • Mobility from $R_{\rm sh} = (qn_{\rm S}\mu)^{-1}$ • Plot mobility versus $n_{\rm S}$ to show field dependence
Transconductance, $g_{\scriptscriptstyle \rm m}$	Transfer or output curves $g_{\rm m}=rac{\partial l_{ m D}}{\partial V_{ m GS}}$ at certain $V_{ m DS}$	Specify $g_{\rm m}$ (linear) or $g_{\rm m}$ (saturation)
Subthreshold swing (SS)	Subthreshold curves (inverse slope in mV dec ⁻¹ below V_T)	 SS depends on C_{ins} and interface trap capacitance C_{it} Plot SS versus log₁₀(I_D)
$I_{\rm on}/I_{\rm off}$	Subthreshold curves at saturation regime, $V_{DS} = V_{DS}$ (sat)	• Report $I_{\text{max}}/I_{\text{min}}$ as an alternative along with the n_{S} range • Plot I_{G} versus V_{GS} to show leakage current
DIBL	$\Delta V_{\text{T}}/\Delta V_{\text{DS}}$ from transfer curves	Key for short-channel devices

methods^{19,20} and four-probe measurements²¹, can be used to cross-check the linear extraction of $V_{\rm T}$ and reduce the variation when estimating $n_{\rm S}$. More discussion regarding $V_{\rm T}$ extraction is given in Supplementary Note 2.

In addition to I_D , R_c is also essential to represent device performance. The transfer length method (TLM) is the most commonly used approach for extracting R_c , along with the sheet resistance, $R_{\rm sh}$, of the channel (in units of $\Omega \Box^{-1}$)²². The TLM approach requires a series of FETs with different channel lengths and consistent contact and gating configurations. It entails plotting the total resistance of each device versus L_{ch} at a given n_s , allowing R_c to be extracted as the extrapolated y-axis intercept from a linear fit to the data points. Typically, the V_{DS} for calculating the total resistance is the small $V_{\rm DS}$ used in Fig. 1b to ensure linear-regime operation. The channel lengths in the TLM should range from short (where the total resistance is dominated by R_c) to long (dominated by channel resistance $R_{\rm ch} = R_{\rm tot} - 2R_{\rm c}$ or $R_{\rm sh}L_{\rm ch}$) where the actual short and long channel lengths will depend on the relationship between the channel resistance and the contact resistance. A more detailed discussion on extracting R_c and other considerations using TLM data is provided in Supplementary Note 3.

Another frequently reported parameter is the carrier mobility of the channel material. Among various forms of mobility, the field-effect mobility $\mu_{\rm FE} = L_{\rm ch} g_{\rm m}/(W_{\rm ch} C_{\rm ins} V_{\rm DS})$ is often used. However, $\mu_{\rm FE}$ can be underestimated^{20,23} or overestimated^{21,24,25} relative to the drift mobility of the channel material depending on the details of $V_{\rm DS}$, $V_{\rm GS}$, $R_{\rm c}$, $L_{\rm ch}$, and gate capacitance. In particular, gated contact effects can significantly affect mobility extraction. Although different approaches^{20,22} have been proposed to make $\mu_{\rm FE}$ less dependent on various factors, such as $R_{\rm c}$ and $L_{\rm ch}$, none of them is sufficiently

general enough to be widely adopted. Conductivity mobility ($\mu_{\rm con}$) has the advantage of strictly reflecting the channel material properties and the quality of the channel–dielectric interface^{22,26}. In a FET, $\mu_{\rm con}$ (ref. ²²) can be estimated from the sheet resistance of the semiconductor channel and the carrier density, $n_{\rm S}$ (Table 1); thus, it does not involve the contact resistance or the device structure. High mobility is often a goal for research FETs; when such reports are made, it is critical to clearly state how the values are determined, and ideally multiple approaches (such as $\mu_{\rm FE}$ and four-probe measurements²¹) are taken to cross-validate the claims. It is worth noting that the usefulness of channel mobility as an indicator of performance in aggressively scaled FETs is debatable, as devices with channel lengths <30 nm are going to be strongly limited by contact resistance (including carrier injection efficiency), with minimal dependence on transport in the channel^{27,28}.

The most representative FET parameters are listed in Table 1 as a suggested reporting checklist. Additional parameters are briefly discussed in Supplementary Note 4.

Beyond the parameters in Table 1, showing statistics and variation is strongly encouraged to obtain comprehensive coverage of the device performance. The variation can be shown as error bars, box plots, coefficient of variation or cumulative distribution function (see Supplementary Note 5 for a demonstration). Due to the many non-idealities associated with emerging materials or unconventional device geometries, it is almost unavoidable that there could be considerable uncertainties in many extracted parameters, including $R_{\rm c}$, $n_{\rm S}$ and mobilities. These parameters are often interdependent. Reducing device variation is a major research theme for the eventual application of emergent FETs. Whatever measurements and specific analysis approaches are taken to determine these

Table 2 | Suggested benchmarking plots for evaluating device performance compared with other FETs

Parameter	Benchmarking plot	Notes
I_{\min} and I_{\max}	I_{\min} versus I_{\max}	 Specify L_{ch} or L_{ch}/EOT Ideally specify the carrier density at which I_{max} is extracted (Supplementary Note 1)
I _{sat}	$I_{\rm sat}$ versus $n_{\rm S}$	Label $L_{\rm ch}$ and $t_{\rm ch}$ to imply channel resistance
I_{D}	$I_{\rm D}$ versus $L_{\rm ch}$	At certain V_{DS} and n_S (for example, $V_{DS} = 1 \text{ V}$ and $n_S = 10^{13} \text{ cm}^{-2}$)
R_c	$R_{\rm c}$ versus $n_{\rm s}$	 Or benchmark R_c versus t_{ch} at certain n_S Specify if semiconductor in contact regions is gated or not
μ_{con}	μ_{con} versus t_{ch}	For the same material, a thicker channel could have higher mobility due to less surface scattering
g_{m}	$g_{\rm m}$ versus $n_{\rm s}/L_{\rm ch}$	• Because $g_{\rm m} = \frac{W}{L} \mu C_{\rm ins} V_{\rm ov}$, $g_{\rm m} \propto C_{\rm ins} V_{\rm ov} / L_{\rm ch}$ • $n_{\rm S} \approx C_{\rm ins} V_{\rm ov} / q$ near the source end, so $g_{\rm m} \propto n_{\rm S} / L_{\rm ch}$
SS	SS versus $C_{\rm ins}$	 Larger C_{ins} can yield smaller SS Identify Schottky barrier branch and thermal branch Or plot SS versus L_{ch} to show short-channel robustness Or plot SS versus log₁₀(I_D)

parameters, the details should be clearly and explicitly reported, and our recommended approaches are demonstrated herein.

Once an emerging FET has been systematically parameterized, benchmarking tables and plots are extremely useful for comparing devices from different reports. Because the electric fields are the driving forces within FETs, benchmarking performance metrics based on electric fields is natural. However, special care is needed in considering electric fields in devices, because they are spatially non-uniform and depend on many other factors, such as fringing fields and quantum capacitance C_q . Thus, the electric fields in nanoscale FETs are more complicated than the simple definition of an applied voltage divided by a physically defined length. For example, it is a reasonable assumption that the channel electric field (E_{ch}) increases linearly from source to drain in the linear region of operation, but E_{ch} peaks sharply at the drain end of the channel in classical pinch-off (saturation)²⁹. To account for this, the average E_{ch} can be approximated as $(V_{DS} - 2I_{lin}R_c)/L_{ch}$ in the linear regime, accounting for voltage dropped at the contacts.

The vertical electric field at the source end, $E_{\rm gate}$, can be estimated as $V_{\rm OV}/t_{\rm ins}$ if a planar gate is used. In turn, $E_{\rm gate}$ and the gate insulator permittivity determine the carrier density in the channel. However, both $E_{\rm gate}$ and the gate insulator permittivity are rather challenging to measure accurately. One more word of caution is justified: because many low-dimensional materials exhibit a low density of states, $C_{\rm ins}$ needs to be replaced by $C_{\rm ins}C_{\rm q}/(C_{\rm ins}+C_{\rm q})$, where quantum capacitance ($C_{\rm q}$) can be approximated as $q^2{\rm DOS}$ (density of states) 30,31 . Only for $C_{\rm ins}\ll C_{\rm q}$ does this expression become equivalent to $C_{\rm ins}$. Because multiple parameters in Table 1 depend on $n_{\rm S}$, benchmarking these versus $n_{\rm S}$ is recommended to evaluate devices from different studies. A suggested list of benchmarking plots to evaluate device parameters and performance metrics is provided in Table 2.

Drain current is the key output of a FET and is also frequently benchmarked and compared. However, many comparisons are oversimplified and not fairly conducted as the drain current depends on many parameters. As mentioned in Table 2, we recommend benchmarking $I_{\rm D}$ versus $L_{\rm ch}$ at certain $V_{\rm DS}$ and $n_{\rm S}$ values, enabling fair comparison between devices having different channel lengths. On the other hand, if a record $I_{\rm sat}$ is claimed, we recommend benchmarking the maximum $I_{\rm sat}$ versus $n_{\rm S}$, because it is a much closer indicator for the eventual drive current and ultimately sets the operating delay of a circuit stage (delay $\tau \propto CV_{\rm DD}/I_{\rm sat}$). As mentioned previously, assuming limited short-channel effects, $I_{\rm sat}$ mainly depends on $n_{\rm S}$ and not on $E_{\rm ch}$. Usually, one performance metric depends on multiple parameters; hence, key parameters should be annotated on the benchmarking plot (Table 2).

Reporting and benchmarking example

To demonstrate reporting and benchmarking based on the principles proposed above, MoS_2 is chosen as the example emerging channel material because it is among the most studied semiconducting nanomaterials in recent years and represents a family of 2D materials that holds promise for future transistor applications. Figure 2a shows an example transistor based on monolayer (1 L) MoS_2 grown by chemical vapour deposition. The device is top-contacted and back-gated, which is the most common and convenient FET structure used to explore emergent channel materials. The approach is as follows:

Step 1. The structural parameters of the device are determined and labelled (Fig. 2a). In this example, the gate insulator is AlO $_{\rm s}$, which is grown by atomic layer deposition with the oxide capacitance ($C_{\rm ins} \approx 280\,{\rm nF\,cm^{-2}}$) evaluated from a capacitance–voltage measurement of a large-area test capacitor. The thickness of the oxide ($t_{\rm ins} \approx 20\,{\rm nm}$) is further confirmed by cross-sectional transmission electron microscope (TEM) imaging. From the thickness and capacitance, the dielectric constant of the oxide is estimated to be $\varepsilon_{\rm ins} \approx 6$. Other dimensions, such as $L_{\rm ch}$, $W_{\rm ch}$ and $L_{\rm c}$, are confirmed by scanning electron microscopy (SEM) after electrical characterization.

Step 2. I_D – V_{GS} and I_D – V_{DS} characterizations are performed, making sure that V_{DS} and V_{GS} are swept high enough for the device to reach saturation, and the $V_{\rm GS}$ sweep range is sufficient to observe I_{\min} in both the linear (low V_{DS}) and saturation (high V_{DS}) operation regions. An $I_{\rm max}/I_{\rm min}$ value of ~4×10⁷ at $V_{\rm DS}$ = 4 V can be extracted from the subthreshold curve in Fig. 2b. I_{max} is extracted at $n_{\rm S} \approx 1.4 \times 10^{13} \, {\rm cm}^{-2}$. $I_{\rm min}$ is extracted under subthreshold conditions, where $V_{GS} < V_{T}$, yielding a negative V_{OV} and $n_S \cong 0$. The larger hysteresis for $V_{DS} = 4 \text{ V}$ in Fig. 2b,c highlights the impact of the larger source-drain field on the interface charges in the channel. Due to hot-carrier stress from the high V_{DS} (explained later), V_{T} increases for high $V_{\rm DS}$, resulting in an extracted DIBL of -274 to -436 mV V⁻¹, considering the effect of hysteresis. Also, from the transfer curves in Fig. 2c, the maximum $g_m(sat)$ and $g_m(lin)$ are estimated to be ~59 μS μm⁻¹ and ~1.7 μS μm⁻¹, respectively. In Fig. 2d, approximate current saturation is observed, with I_{sat} around 325 μ A μ m⁻¹ obtained at $n_S \approx 1.3 \times 10^{13}$ cm⁻² at $V_{DS} = 4$ V. The blue and red points show the linear and saturation regions, approximately. The I_D - V_{DS} spacing is sublinear at the highest V_{GS} , which is a sign of possible self-heating.

Figure 2a–d is used for primary characterization of one device, and more derived plots are shown in Fig. 2e–h, providing a more complete picture of the device characteristics. The device spread and parameter variations based on ten similar TLM structures are shown in Supplementary Fig. 5. The full range of SS versus $I_{\rm D}$ is plotted in Fig. 2d, with a minimum SS of 280 mV dec⁻¹ extracted in the subthreshold regime. Additionally, because $V_{\rm T}$ depends on $V_{\rm DS}$, it is key to extract $V_{\rm T}$ at the associated $V_{\rm DS}$ (as noted in Table 1). $R_{\rm c}$, $R_{\rm sh}$ and subsequently $\mu_{\rm con}$ are extracted by using a TLM

PERSPECTIVE NATURE ELECTRONICS




Fig. 2 | Example of reporting device performance for monolayer Au-contacted MoS₂ FETs. a, Device schematic and the basic structural parameters of the MoS₂ FET, a SEM image of a TLM structure with false-coloured MoS₂ area (scale bar, $1\mu m$) and a cross-sectional TEM image of the AlO_x (scale bar, 20 nm). **b**, Subthreshold (I_D – V_{GS}) curve of the device, with I_{max} and I_{min} labelled. I_G is the gate leakage current at V_{DS} = 4 V. The curve for V_{DS} = 1V is intentionally not shown so the plot is less crowded. **c**, Transfer (I_D – V_{GS}) curves of the device, showing larger hysteresis with larger V_{DS} . **d**, Output (I_D – V_{DS}) curves of the device. V_{GS} changes in steps of 1V. **e**, SS versus I_D for both forwards and backwards V_{GS} sweeps in **b**. **f**, Extraction of R_C from the TLM structure in **a**. R_{tot} is extracted at V_{DS} = 100 mV. **g**, Contact resistance versus n_S , showing the contact gating effect that is a result of the device operating as a Schottky barrier transistor with the gate modulating the semiconductor in the source–drain contact regions³². **h**, Extracted sheet resistance (left axis) and conductivity mobility (right axis) versus n_S . In **g** and **h**, error bars reflect the 90% confidence interval from a least-squares fit of the TLM.

structure as shown in Fig. 2f–h. The $R_{\rm c}$ is estimated to be ~2.1 k Ω µm, which is comparable to the $R_{\rm ch}$ of 2.8 k Ω µm for the device with channel length of 280 nm. The relation between $n_{\rm S}$ and extracted $R_{\rm c}$ is plotted in Fig. 2g to show the effect of the overall back-gate on the contact resistance (that is, contact gating ^{32–34}). Figure 2h shows that $\mu_{\rm con}$ decreases from 59 to 40 cm² V⁻¹ s⁻¹ with increasing $n_{\rm S}$, probably due to the increased electron scattering with the oxide surface roughness.

Step 3. As a simplified example, we benchmark key device performance parameters in Fig. 3 (a limited number of reports are included). Currently, most papers do not report I_D – V_{GS} at V_{DS} (sat) or close to $V_{\rm DD}$, as recommended above. Hence, plotting $I_{\rm min}$ versus I_{max} at certain V_{DS} (for example, $V_{\text{DS}} = 1 \text{ V}$) while annotating L_{ch} is an acceptable approach (Fig. 3a). The upper limit of the carrier density is set at $n_s = 10^{13} \,\mathrm{cm}^{-2}$, ensuring a fair comparison of I_{max} . The $I_{\text{max}}/I_{\text{min}}$ ratio annotated on the right axis is also shown in the dashed lines in Fig. 3a. Owing to better electrostatic control from the gate, devices with a larger L_{ch}/EOT ratio tend to yield higher I_{max}/I_{min} (where EOT is the equivalent oxide thickness). Other parameters also play a role, such as the leakage currents through the gate insulator or from source to drain. Large channel width can also produce a more accurate width-normalized I_{\min} , especially when I_{\min} is below the instrument noise floor. For example, a relatively high $I_{
m max}/I_{
m min}$ ratio has been demonstrated in ref. 35 in devices with 20-µm channel width. Further study is still needed to investigate how to achieve high I_{max} and small I_{min} in aggressively scaled devices (small L_{ch} , L_{c} and EOT).

As mentioned previously, a high drain current in the saturation regime is a key performance metric. In Fig. 3b, $I_{\rm sat}$ is plotted versus $n_{\rm S}$ from representative studies of FETs based on MoS₂ as the channel material. We note that $I_{\rm sat}$ is extracted at different $V_{\rm DS}$ values, because different devices have different channel lengths, as annotated in Fig. 3b. We caution against plotting $I_{\rm sat}/I_{\rm ch}$ versus $n_{\rm S}$, because it implies that $L_{\rm ch}$ is the main limiting factor for $I_{\rm sat}$, which is not necessarily true, especially for scaled devices where contact resistance typically dominates $I_{\rm sat}$ performance. Importantly, it is clear that $I_{\rm sat}$ needs to be further improved to meet the high-performance target of the most recent technology guidelines (at $V_{\rm DD} \approx 0.65$ V near 2030)³⁶. Many reports have already used high $n_{\rm S}$ but fell short regarding $I_{\rm sat}$ even with channel lengths down to ~10 nm (ref. ³⁷), being strongly limited by their contacts.

Recently, semimetal contacts such as bismuth have been shown to produce high-quality contacts 38 . It is nevertheless noteworthy that the two Bi-1L MoS $_2$ devices have a wide range of $I_{\rm sat}$ performance, encompassing all the other devices in Fig. 3b, yet the channel length difference between the two devices is only 115 nm. Interestingly, one of the Bi-contacted devices ($L_{\rm ch}$ =150 nm) actually underperforms other Au-contacted devices with longer channel lengths. Hence, although some approaches show potential to achieve the International Roadmap for Devices and Systems (IRDS) high-performance goal of $I_{\rm sat}$ for the post-2030 era 36 , further investigation is still needed to reliably and reproducibly realize high $I_{\rm sat}$ from a monolayer channel. In next-generation FETs, $I_{\rm sat}$ could also be increased by shifting to nanosheet device designs, which stack




Fig. 3 | Example benchmarking device performance of monolayer MoS₂ FETs. a, Benchmarking I_{min} versus I_{max} . The I_{max} is extracted at $n_s = 10^{13}$ cm⁻². For simplicity, I_{min} values of the data points are extracted at their respective smallest current. More rigorous benchmarking of I_{min} versus I_{max} is described in Supplementary Note 1. **b**, Benchmarking I_{sat} versus n_s , where the channel length (in nm) is labelled next to the contact metals used in the devices. I_{sat} values are extracted at different V_{DS} (listed in Supplementary Table 1). These devices do not have the same V_{DS} (sat) as devices with different channel lengths and saturate at different V_{DS} . The IRDS high performance (HP) is shown in a range of n_S to represent uncertainties of the carrier density in future generation technologies. **c**, Benchmarking I_D versus I_{CD} and I_D versus I_D versus I_D and I_D versus $I_$

multiple channels vertically to improve current density in the same device footprint³⁹.

In some reports, a proper saturation current is not given. Also, because different devices use different channel lengths, $I_{\rm sat}$ is often extracted at different $V_{\rm DS}$. To highlight the impact of channel length, we recommend benchmarking $I_{\rm D}$ versus $L_{\rm ch}$ at $V_{\rm DS}=1\,\rm V$ and $n_{\rm S}=10^{13}\,\rm cm^{-2}$. This plot enables a direct comparison of devices with similar $L_{\rm ch}$. In Fig. 3c, with channel length decreasing from 200 nm to 38 nm, devices contacted by both Bi³8 and Sn⁴0 yield relatively large increases in drain current. We note that the Bi-contacted devices are based on different MoS₂ films. The different quality of the MoS₂ may partially contribute to the large increase of $I_{\rm D}$ with a relatively small change in $L_{\rm ch}$. Nevertheless, Fig. 3c,d presents the potential of atomically thin materials for producing high drain current, especially for scaled devices.

In Fig. 3d, R_c is plotted against n_s considering most devices have gated contacts (that is, the back-gate modulates the channel and

contacts³²⁻³⁴). Although some reported R_c values reach below $500 \Omega \mu m$, their TLM extractions are all based on channel resistance-dominated devices, which can lead to questionable validity in their claimed R_c (an artificially small or even a negative R_c can be extracted, see Supplementary Note 3 for details). We advocate that, if a record R_c is claimed from TLM, R_{sh} should be cross-examined by using other methods such as four-probe measurements, which can provide a relatively accurate estimation of $R_{\rm sh}$ versus $n_{\rm S}$ (Supplementary Note 3). With $R_{\rm sh}$ versus $n_{\rm S}$ from four-probe measurements, R_c versus n_s can be derived by deducting the $R_{ch} = R_{sh}L_{ch}$ from R_{tot} to confirm the TLM extracted value. Showing extraction of R_c from many TLM structures can also increase confidence in the data by providing an average value of the R_c rather than just the minimal value from a single TLM^{41,42}. Furthermore, R_c is heavily impacted by contact gating, as is evident from the similar trends of R_c versus n_s observed in different studies. Accordingly, further research is needed to obtain a small R_c without gating the contacts.

PERSPECTIVE NATURE ELECTRONICS

Looking forward, many opportunities remain to develop transistors that simultaneously have small contact resistance, high $I_{\rm sat}$ large $I_{\rm max}/I_{\rm min}$ ratio and minimal short-channel effects by using emergent nanomaterials. To achieve this technological goal, interface engineering at the contacts and gate dielectric needs to be further investigated $^{43-45}$, along with progress in material synthesis and integration 47 . Moreover, it is important to focus on channel thicknesses below $\sim\!\!3\,{\rm nm}$, where low-dimensional nanomaterials can excel compared to Si, which suffers from poor carrier transport properties and a widened bandgap in this thickness regime 48 .

In addition to the example benchmarking plots in Fig. 3, other benchmarks can also be used to compare different devices, for example, as included in Table 2, plotting $I_{\rm max}/I_{\rm min}$ versus $t_{\rm ch}$ or $I_{\rm max}/I_{\rm min}$ versus $L_{\rm ch}/{\rm EOT}$ to compare the off-state device performance. Plotting SS versus $C_{\rm ins}$ or SS versus $\log_{10}(I_{\rm D})$ (ref. ⁴⁹) can be used to evaluate subthreshold behaviour and trends across different devices. Finally, to show the quality of the channel materials, the channel sheet resistance or conductivity mobility can be plotted versus carrier densities, as in Fig. 2h. Representative reports with relatively large I_{sat} are listed in Supplementary Table 1, including results for FETs with both monolayer and multilayer MoS2 channels (example benchmarking plots are provided in Supplementary Note 6). In the literature, notable benchmarking examples can be found in refs. 38,50, which highlight different channel materials, and in ref. 51, which focuses on device performance in integrated circuits (speed, gain, density, power consumption, fan-out capabilities, and so on).

Conclusions

Our guidelines should help put key performance metrics in a proper context and enable researchers to effectively report and benchmark emergent transistors based on various emergent nanomaterials. Although each of the listed metrics is important, it is not necessary—nor always possible—to extract and present all of them. As such, it is essential to completely describe the device geometry, to collect and report appropriate current-voltage characteristics, and to describe in detail the procedures followed in the experiments. The approaches used to analyse data and extract benchmarking metrics should also be described in detail. Depending on the context and need, we recommend three sets of parameters to report and benchmark. The first includes maximum saturation current, on/off current ratio, transconductance and subthreshold swing. These values can be directly obtained from the measured I-V characteristics that cover both linear and saturation regimes. These values are mainly determined by the intrinsic material properties, gate stack configuration and contact quality. The second includes the derived parameters such as mobilities and contact resistance, where uncertainty and statistical spread on these derived parameters should be shown. The third set of parameters are those specific to certain transistor demonstrations based on the target application^{52,53}. For example, DIBL is essential when reporting and evaluating ultra-scaled FETs. It is important—whenever possible—to benchmark against other novel materials and also the state of the art in mature technology^{38,50}. By using these guidelines, it should be possible to comprehensively and consistently reveal, highlight, discuss, compare and evaluate device performance, thus helping to identify advances and opportunities in the search for improved transistors.

Data availability

The data used in this paper are available from the corresponding authors upon reasonable request.

Received: 4 November 2021; Accepted: 16 June 2022; Published online: 29 July 2022

References

- Chen, Z. et al. An integrated logic circuit assembled on a single carbon nanotube. Science 311, 1735 (2006).
- Franklin, A. D. et al. Sub-10-nm carbon nanotube transistor. Nano Lett. 12, 758–762 (2012).
- 3. Geim, A. K. Graphene: status and prospects. Science 324, 1530-1534 (2009).
- Ye, P. D. et al. Phosphorene an unexplored 2D semiconductor with a high hole mobility. ACS Nano 8, 4033–4041 (2014).
- Tao, L. et al. Silicene field-effect transistors operating at room temperature. Nat. Nanotechnol. 10, 227–231 (2015).
- Wang, Y. et al. Field-effect transistors made from solution-grown two-dimensional tellurene. Nat. Electron. 1, 228–236 (2018).
- Radisavljevic, B., Radenovic, A., Brivio, J., Giacometti, V. & Kis, A. Single-layer MoS, transistors. Nat. Nanotechnol. 6, 147–150 (2011).
- Das, S., Chen, H. Y., Penumatcha, A. V. & Appenzeller, J. High performance multilayer MoS₂ transistors with scandium contacts. *Nano Lett.* 13, 100–105 (2013).
- English, C. D., Shine, G., Dorgan, V. E., Saraswat, K. C. & Pop, E. Improved contacts to MoS₂ transistors by ultra-high vacuum metal deposition. Nano Lett. 16, 3824–3830 (2016).
- Sirringhaus, H. 25th anniversary article: organic field-effect transistors: the path beyond amorphous silicon. Adv. Mater. 26, 1319–1335 (2014).
- Waldrip, M., Jurchescu, O. D., Gundlach, D. J. & Bittle, E. G. Contact resistance in organic field-effect transistors: conquering the barrier. *Adv. Funct. Mater.* 30, 1904576 (2020).
- 12. Li, S. et al. Nanometre-thin indium tin oxide for advanced high-performance electronics. *Nat. Mater.* **18**, 1091–1097 (2019).
- Li, M. Y., Su, S. K., Wong, H. S. P. & Li, L. J. How 2D semiconductors could extend Moore's law. *Nature* 567, 169–170 (2019).
- Datye, I. M. et al. Reduction of hysteresis in MoS₂ transistors using pulsed voltage measurements. 2D Mater. 6, 011004 (2019).
- Streetman, B. G. & Banerjee, S. K. Solid State Electronic Devices 6th edn (Pearson, 2006).
- Smithe, K. K. H., English, C. D., Suryavanshi, S. V. & Pop, E. High-field transport and velocity saturation in synthetic monolayer MoS₂. Nano Lett. 18, 4516–4522 (2018).
- Pinckney, N. et al. Impact of FinFET on near-threshold voltage scalability. IEEE Des. Test 34, 31–38 (2017).
- Ortiz-Conde, A. et al. A review of recent MOSFET threshold voltage extraction methods. Microelectron. Reliab. 42, 583–596 (2002).
- Ghibaudo, G. New method for the extraction of MOSFET parameters. Electron. Lett. 24, 543–545 (1988).
- 20. Chang, H. Y., Zhu, W. & Akinwande, D. On the mobility and contact resistance evaluation for transistors based on MoS₂ or two-dimensional semiconducting atomic crystals. *Appl. Phys. Lett.* **104**, 113504 (2014).
- Pang, C. et al. Mobility extraction in 2D transition metal dichalcogenide devices—avoiding contact resistance implicated overestimation. Small 17, 2100940 (2021).
- Schroder, D. K. Semiconductor Material and Device Characterization 3rd edn (Wiley, 2015).
- Mleczko, M. J. et al. HfSe₂ and ZrSe₂: two-dimensional semiconductors with native high-k oxides. Sci. Adv. 3, e1700481 (2017).
- Nasr, J. R., Schulman, D. S., Sebastian, A., Horn, M. W. & Das, S. Mobility deception in nanoscale transistors: an untold contact story. *Adv. Mater.* 31, 1806020 (2019).
- Bittle, E. G., Basham, J. I., Jackson, T. N., Jurchescu, O. D. & Gundlach, D. J. Mobility overestimation due to gated contacts in organic field-effect transistors. *Nat. Commun.* 7, 10908 (2016).
- Smithe, K. K. H., English, C. D., Suryavanshi, S. V. & Pop, E. Intrinsic electrical transport and performance projections of synthetic monolayer MoS₂ devices. 2D Mater. 4, 011009 (2017).
- Franklin, A. D. Nanomaterials in transistors: from high-performance to thin-film applications. Science 349, aab2750 (2015).
- Das, S. et al. Transistors based on two-dimensional materials for future integrated circuits. Nat. Electron. 4, 786–799 (2021).
- Pao, H. C. & Sah, C. T. Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors. Solid State Electron. 9, 927–937 (1966).
- John, D. L., Castro, L. C. & Pulfrey, D. L. Quantum capacitance in nanoscale device modeling. J. Appl. Phys. 96, 5180 (2004).
- Xu, H., Zhang, Z. & Peng, L.-M. Measurements and microscopic model of quantum capacitance in graphene. *Appl. Phys. Lett.* 98, 133122 (2011).
- Appenzeller, J., Zhang, F., Das, S. & Knoch, J. in 2D Materials for Nanoelectronics (eds Houssa, M. et al.) 207–240 (CRC Press, 2016).
- 33. Arutchelvan, G. et al. From the metal to the channel: a study of carrier injection through the metal/2D MoS₂ interface. *Nanoscale* 9, 10869–10879 (2017).

- Prakash, A., Ilatikhameneh, H., Wu, P. & Appenzeller, J. Understanding contact gating in Schottky barrier transistors from 2D channels. Sci. Rep. 7, 12596 (2017).
- Illarionov, Y. Y. et al. Improved hysteresis and reliability of MoS₂ transistors with high-quality CVD growth and Al₂O₃ encapsulation. *IEEE Electron Device* Lett. 38, 1763–1766 (2017).
- 36. IEEE International Roadmap for Devices and Systems (IEEE, 2020); https://irds.ieee.org/
- Patel, K. A., Grady, R. W., Smithe, K. K. H., Pop, E. & Sordan, R. Ultra-scaled MoS₂ transistors and circuits fabricated without nanolithography. 2D Mater. 7, 015018 (2020).
- Shen, P.-C. et al. Ultralow contact resistance between semimetal and monolayer semiconductors. *Nature* 593, 211–217 (2021).
- Ahmed, Z. et al. Introducing 2D-FETs in device scaling roadmap using DTCO. In Proc. 2020 International Electron Devices Meeting, IEDM 22.5.1–22.5.4 (IEEE, 2020); https://doi.org/10.1109/IEDM13553.2020.9371906
- 40. Chou, A. S. et al. High on-state current in chemical vapor deposited monolayer MoS₂ nFETs with Sn ohmic contacts. *IEEE Electron Device Lett.* **42**, 272–275 (2021).
- Sebastian, A., Pendurthi, R., Choudhury, T. H., Redwing, J. M. & Das, S. Benchmarking monolayer MoS₂ and WS₂ field-effect transistors. *Nat. Commun.* 12, 693 (2021).
- Kumar, A., Tang, A., Philip Wong, H. S. & Saraswat, K. Improved contacts to synthetic monolayer MoS₂—a statistical study. In *Proc. IEEE International Interconnect Technology Conference* 1–3 (IEEE, 2021); https://doi.org/10.1109/ ITTC51362.2021.9537515
- Cheng, Z., Price, K. & Franklin, A. D. Contacting and gating 2-D nanomaterials. *IEEE Trans. Electron Devices* 65, 4073–4083 (2018).
- Illarionov, Y. Y. et al. Insulators for 2D nanoelectronics: the gap to bridge. Nat. Commun. 11, 3385 (2020).
- 45. Cheng, Z. et al. Are 2D interfaces really flat? ACS Nano 16, 5316-5324 (2022).
- Zhou, J. et al. A library of atomically thin metal chalcogenides. *Nature* 556, 355–359 (2018).
- Liu, Y. et al. Van der Waals heterostructures and devices. Nat. Rev. Mater. 1, 16042 (2016).
- 48. Uchida, K., Koga, J. & Takagi, S. Experimental study on electron mobility in ultrathin-body silicon-on-insulator metal-oxide-semiconductor field-effect transistors. *J. Appl. Phys.* **102**, 074510 (2007).
- Haratipour, N., Namgung, S., Oh, S. H. & Koester, S. J. Fundamental limits on the subthreshold slope in Schottky source/drain black phosphorus field-effect transistors. ACS Nano 10, 3791–3800 (2016).
- 50. Liu, Y. et al. Promises and prospects of two-dimensional transistors. *Nature* **591**, 43–53 (2021).
- Nikonov, D. E. & Young, I. A. Benchmarking of beyond-CMOS exploratory devices for logic integrated circuits. *IEEE J. Explor. Solid State Comput. Devices Circuits* 1, 3–11 (2015).
- Abuzaid, H., Williams, N. X. & Franklin, A. D. How good are 2D transistors? An application-specific benchmarking study. *Appl. Phys. Lett.* 118, 030501 (2021).
- 53. Lemme, M. C., Akinwande, D., Huyghebaert, C. & Stampfer, C. 2D materials for future heterogeneous electronics. *Nat. Commun.* 13, 1392 (2022).
- McClellan, C. J., Yalon, E., Smithe, K. K. H., Suryavanshi, S. V. & Pop, E. High current density in monolayer MoS₂ doped by AlO_x. ACS Nano 15, 1587–1596 (2021).

- Lembke, D. & Kis, A. Breakdown of high-performance monolayer MoS₂ transistors. ACS Nano 6, 10070–10075 (2012).
- Kumar, A. et al. Sub-200 Ωµm alloyed contacts to synthetic monolayer MoS₂. In Proc. IEEE International Electron Devices Meeting (IEDM) 154–157 (IEEE, 2021).
- Chou, A. et al. Antimony semimetal contact with enhanced thermal stability for high performance 2D electronics. In *Proc. IEEE International Electron Devices Meeting (IEDM)* 150–153 (IEEE, 2021).
- Wang, Y. et al. Van der Waals contacts between three-dimensional metals and two-dimensional semiconductors. *Nature* 568, 70–74 (2019).

Acknowledgements

We acknowledge H. Zhang and A. Davydov from the National Institute of Standards and Technology for their help with the TEM images of the oxide in Fig. 2. We acknowledge G. Li and L. Cao from North Carolina State University for providing the chemical-vapour-deposited MoS₂ film. This work is supported by NEWLIMITS, a centre in nCORE, a Semiconductor Research Corporation (SRC) programme sponsored by NIST through award no. 70NANB17H041. A.D.F. acknowledges support from the National Science Foundation under grant no. ECCS 1915814. M.C.L. acknowledges funding from the European Union's Horizon 2020 research and innovation programme under grant agreements nos. 881603 (Graphene Flagship), 952792 (2D-EPL) and 829035 (QUEFORMAL), as well as the Deutsche Forschungsgemeinschaft (DFG, German Research Foundation) through grants nos. LE 2440/7-1 and LE 2440/8-1. Furthermore, support by the Bundesministerium für Bildung und Forschung (BMBF, German Ministry of Education and Research) through grants nos. 03XP0210 (GIMMIK) and 03ZU1106 (NeuroSys) is acknowledged. L.-M.P. acknowledges the National Science Foundation of China under grant no. 61888102. S.J.K. acknowledges support from the NSF through award no. DMR-1921629. Fabrication and measurements were partially performed at the NIST Center for Nanoscale Science and Technology and at Duke Shared Manufacturing and Instrument Facility (SMIF). Certain commercial equipment, instruments, or materials are identified in this paper to specify the experimental procedure adequately. Such identifications are not intended to imply recommendation or endorsement by the National Institute of Standards and Technology (NIST), nor is it intended to imply that the materials or equipment identified are necessarily the best available for the purpose.

Author contributions

All authors contributed to the preparation of the manuscript.

Competing interests

The authors declare no competing interests.

Additional information

Supplementary information The online version contains supplementary material available at https://doi.org/10.1038/s41928-022-00798-8.

Correspondence should be addressed to Zhihui Cheng, Aaron D. Franklin or Curt A. Richter.

Peer review information *Nature Electronics* thanks Han Wang and the other, anonymous, reviewer(s) for their contribution to the peer review of this work.

Reprints and permissions information is available at www.nature.com/reprints.

Publisher's note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

© Springer Nature Limited 2022, corrected publication 2022